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Abstract
The progresses of electron devices integration have proceeded for more than 40 years
following the well–known Moore’s law, which states that the transistors density on chip
doubles every 24 months [1]. This trend has been possible due to the downsizing of the
MOSFET dimensions (scaling); however, new issues and new challenges are arising,
and the conventional ”bulk” architecture is becoming inadequate in order to face them.
In order to overcome the limitations related to conventional structures, the researchers
community is preparing different solutions, that need to be assessed.
Possible solutions currently under scrutiny are represented by:
• devices incorporating materials with properties different from those of silicon, for
the channel and the source/drain regions;
• new architectures as Silicon–On–Insulator (SOI) transistors: the body thickness
(tSi) of Ultra-Thin-Body (UTB) SOI devices is a new design parameter, and it per-
mits to keep under control Short–Channel–Effects (SCE) without adopting high
doping level in the channel.
Among the solutions proposed in order to overcome the difficulties related to scaling,
we can highlight heterojunctions at the channel edge, obtained by adopting for the
source/drain regions materials with band–gap different from that of the channel ma-
terial. This solution allows to increase the injection velocity of the particles travelling
from the source into the channel, and therefore increase the performance of the transis-
tor in terms of provided drain current.
The first part of this thesis work addresses the use of heterojunctions in SOI transis-
tors: chapter 3 outlines the basics of the heterojunctions theory and the adoption of such
approach in older technologies as the heterojunction–bipolar–transistors; moreover the
modifications introduced in the Monte Carlo code in order to simulate conduction band
discontinuities are described, and the simulations performed on unidimensional simpli-
fied structures in order to validate them as well.
Chapter 4 presents the results obtained from the Monte Carlo simulations performed
on double–gate SOI transistors featuring conduction band offsets between the source
and drain regions and the channel. In particular, attention has been focused on the drain
xiii
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current and to internal quantities as inversion charge, potential energy and carrier veloc-
ities. Both graded and abrupt discontinuities have been considered.
The scaling of devices dimensions and the adoption of innovative architectures have
consequences on the power dissipation as well. In SOI technologies the channel is ther-
mally insulated from the underlying substrate by a SiO2 buried–oxide layer; this SiO2
layer features a thermal conductivity that is two orders of magnitude lower than the
silicon one, and it impedes the dissipation of the heat generated in the active region.
Moreover, the thermal conductivity of thin semiconductor films is much lower than
that of silicon bulk, due to phonon confinement and boundary scattering. All these as-
pects cause severe self–heating effects, that detrimentally impact the carrier mobility
and therefore the saturation drive current for high–performance transistors; as a con-
sequence, thermal device design is becoming a fundamental part of integrated circuit
engineering.
The second part of this thesis discusses the problem of self–heating in SOI transistors.
Chapter 5 describes the causes of heat generation and dissipation in SOI devices, and
it provides a brief overview on the methods that have been proposed in order to model
these phenomena. In order to understand how this problem impacts the performance of
different SOI architectures, three–dimensional electro–thermal simulations have been
applied to the analysis of SHE in planar single and double–gate SOI transistors as well
as FinFET, featuring the same isothermal electrical characteristics.
In chapter 6 the same simulation approach is extensively employed to study the im-
pact of SHE on the performance of a FinFET representative of the high–performance
transistor of the 45 nm technology node. Its effects on the ON–current, the maximum
temperatures reached inside the device and the thermal resistance associated to the de-
vice itself, as well as the dependence of SHE on the main geometrical parameters have
been analyzed. Furthermore, the consequences on self–heating of technological solu-
tions such as raised S/D extensions regions or reduction of fin height are explored as
well.
Finally, conclusions are drawn in chapter 7.
Prefazione
I progressi nell’integrazione dei dispositivi elettronici sono proseguiti per piu` di 40 an-
ni seguendo la legge di Moore, la quale stabilisce che il numero di transistori integrati
su chip di silicio raddoppia ogni due anni [1]. Queste tendenza e` stata possibile grazie
alla riduzione delle dimensioni del transistore MOS (scaling). Tuttavia, nuovi problemi
e nuove sfide stanno emergendo, e l’architettura convenzionale di tipo ”bulk” sta dive-
nendo inadeguata ad affrontarle. Per superare i limiti legati a strutture convenzionali,
la comunita` dei ricercatori sta preparando diverse alternative, che necessitano di essere
messe alla prova.
Possibili soluzioni attualmente allo studio sono rappresentate da:
• dispositivi che includono materiali con proprieta` diverse da quelle del silicio per
le regioni di source, drain e canale;
• strutture innovative quali, ad esempio, i transistori silicio–su–isolante (Silicon–
On–Insulator, SOI); lo spessore dello strato di silicio utilizzato per realizzare il
dispositivo e` un nuovo parametro di progetto, che permette di tenere sotto con-
trollo gli effetti di canale corto (Short–Channel Effects, SCE) evitando di drogare
pesantemente la regione di canale.
Tra le diverse soluzioni proposte per superare le difficolta` relative allo scaling, e` possi-
bile evidenziare le eterogiunzioni realizzate agli estremi del canale, ottenute utilizzando
per le regioni di source/drain materiali con un band–gap diverso da quello del materiale
utilizzato per il canale. Questa soluzione permette di aumentare la velocita` di iniezione
delle particelle che si muovono dal source ed entrano nel canale, e di conseguenza di
aumentare le prestazioni del transistore in termini di corrente erogata.
La prima parte di questo lavoro di tesi e` relativa all’utilizzo di eterogiunzioni in
transistori SOI: il capitolo 3 riassume le basi della teoria delle eterogiunzioni e l’u-
tilizzo di una tale soluzione in tecnologie quali, ad esempio, i transistori bipolari ad
eterogiunzione (Heterojunction–Bipolar–Transistor, HBT). Vengono inoltre descritte le
modifiche che sono state introdotte nel codice Monte Carlo per poter simulare discon-
tinuita` della banda di conduzione, e le simulazioni effettuate su strutture semplificate
unidimensionali per verificare tali modifiche.
xv
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Il capitolo 4 presenta i risultati ottenuti da simulazioni Monte Carlo effettuate su tran-
sistori SOI a doppio gate caratterizzati da discontinuita` della banda di conduzione tra le
regioni di source e drain ed il canale. In particolare, l’attenzione e` stata focalizzata sulla
corrente di drain e su quantita` interne come la carica di inversione, l’energia potentiale
e le velocita` dei portatori. Sono state considerate sia discontinuita` brusche che graduali.
La riduzione delle dimensioni dei dispositivi elettronici e l’utilizzo di architetture in-
novative hanno conseguenze anche sulla generazione di potenza. Nelle tecnologie SOI
il canale e` isolato termicamente dallo strato di silicio sottostante da uno strato di biossi-
do di silicio; tale strato di ossido presenta una conducibilita` termica che e` due ordini di
grandezza piu` bassa rispetto a quella del silicio, ed impedisce la dissipazione del calore
generato nella regione attiva. Inoltre, la conducibilita` termica di strati sottili di silicio
e` molto inferiore rispetto a quella del silicio di tipo ”bulk”, a causa del confinamento
dei fononi e dei fenomeni di scattering al contorno. Tutti questi aspetti provocano severi
effetti di autoriscaldamento, che degradano la mobilita` dei portatori e quindi la corrente
di saturazione per dispositivi ad elevate prestazioni; di conseguenza, il progetto di dis-
positivi che tenga conto anche degli effetti termici sta divenendo parte fondamentale
dell’ingegneria dei circuiti integrati.
La seconda parte della tesi affronta il problema dell’autoriscaldamento nei transistori
SOI. Il capitolo 5 descrive le cause della generazione e dissipazione di calore nei dis-
positivi SOI, e fornisce una breve panoramica sui metodi che sono stati proposti per
modellare tali fenomeni. Per comprendere come questo problema impatta le perfor-
mance di diverse srchitetture SOI, sono state effettuate simulazioni elettrotermiche in
tre dimensioni per l’analisi del SHE in dispositivi planari a singolo e doppio gate, e dis-
positivi di tipo FinFET, caratterizzati dalle stesse caratteristiche elettriche in condizioni
isoterme.
Nel capitolo 6 lo stesso approccio simulativo e` largamente utilizzato per studiare l’im-
patto dell’autoriscaldamento sulle prestazioni di un transistore di tipo FinFET rappre-
sentativo dei transistori per elevate prestazioni del nodo tecnologico a 45 nm. Vengono
analizzati i suoi effetti sulla corrente erogata, sulla temperatura massima raggiunta al-
l’interno del dispositivo e la resistenza termica associata al dispositivo stesso, nonche`
la dipendenza del SHE dai principali parametri geometrici quali spessore dello strato di
ossido, lunghezza delle regioni di accesso e distanza tra ”fins” adiacenti. Sono inoltre
indagate le conseguenze sull’autoriscaldamento di soluzioni tecnologiche quali esten-
sioni di source e drain elevate o la riduzione dell’altezza del fin di silicio.
Infine, le conclusioni sono presentate nel capitolo 7.
Avant–propos
Le progre`s de l’inte´gration des dispositifs e´lectroniques a` l’e´chelle nanome´trique
est avance´ pour plus de 40 anne´es en suivant la loi de Moore, qui spe´cifie que la den-
site´ des transistors double chaques 24 mois [1]. Cette tendance a e´te´ possible en raison
de la miniaturisation des dimensions du transistor MOS (nomme´e scaling) ; cependant,
nouveaux proble`mes et de´fis surviennent, et le transistor conventionnel de type ”bulk”
devient insuffisant pour les affronter. Pour surmonter les limitations lie´es aux architec-
tures conventionelles, la communaute´ des chercheurs est en train de pre´parer un grand
nombre de diffe´rents alternatives, qui doivent eˆtre e´value´es.
Solutions possibles qui sont actuellememt e´tudie´es sont represente´es par :
– dispositifs qui includent materiaux avec proprie´te´s diffe´rentes de celles du sili-
cium pour re´aliser les regions de source, de drain et de la grille ;
– nouvelles architectures comme les transistors silicium–sur–isolant (Silicon–On–
Insulator, SOI) : l’e´paisseur de la couche de silicium (tSi) des transistors a` couche
tre´s mince est un nouveau parame`tre pour la conception du transistor, qui permit
de tenir sous control les effets de canaux courts sans utiliser un dopage tre´s eleve´
dans le canal.
Entre les solutions propose´es pour surmonter les difficulte´s lie´es a` la miniaturisation
du transistor MOS, on peut souligner les he´te´rojonctions aux bords du canal, qui sont
obtenues en utilisant pour les regions de source et de drain materiaux qui ont un in-
terval de la bande interdite diffe´rent que celui qui forme le canal. Cette solution peut
augmenter la vitesse d’injection des porteurs qui sortent de la source et ils entrent dans
le canal, et par conse´quent elle peut ame´liorer les performances du transistor.
La premie`re partie de ces me´moires concerne l’utilisation des he´te´rojonctions pour
les transistors silicium–sur–isolant. Le chapitre 3 expose les bases de la the´orie des
he´te´rojonctions et l’utilisation de cet approche en vieilles technologies comme celle
des transistors bipolaires a` he´te´rojunction (Heterojunction–Bipola–Transistor, HBT) ;
en plus, on de´crit les modifications qui ont e´te´ introduites dans le logiciel de simulation
Monte Carlo pour simuler discontinuite´s de la bande de conduction et aussi les simula-
tions qui ont e´te´ effectue´es sur structures simplifie´es pour valider ces modifications.
Le chapitre 4 pre´sente les re´sultats obtenus avec simulations Monte Carlo qui ont e´te´ ef-
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fectue´es sur transistors silicium–sur–isolant double grille avec discontinuite´ de la bande
de conduction entre les regions de source et de drain et le canal. En particulier, on a
focalise´ l’attention sur le courant de drain fourni par le transistor et aussi sur quantite´s
internes comme la charge d’inversion, l’e´nergie potentielle et la vitesse des porteurs. On
a considere´ soit discontinuite´s abruptes soit discontinuite´s graduelles.
La miniaturization des dimensions des dispositifs et l’utilisation d’architectures in-
novatives ont des conse´quences aussi sur la dissipation de la chaleur. Dans la technolo-
gie silicium–sur–isolant le canal est thermiquement isole´ de la couche de silicium sous–
jacente par une couche enterre´e d’oxide (SiO2) ; cette couche enterre´e est caracte´rise´e
par une conductivite´ thermique qui est deux ordres de grandeur infe´rieure que celle du
silicium, et elle bloque la dissipation de la chaleur genere´e dans la region active. De
plus, la conductivite´ thermique des couches tre´s minces de material semiconducteur est
beaucoup infe´rieure que celle du silicium de type ”bulk”, a` cause du confinement des
phonons et des interactions aux limites. Tous ces aspets provoquent se´ve`res effets d’
auto–e´chauffement (Self–Heating Effects, SHE), qui affectent nuisiblement la mobilite´
des porteurs et par conse´quent le courant de saturation pour les transistors a` hautes per-
fomances ; comme conse´quence, le projet thermique du dispositif devient une partie
fondamentale de l’inge´nierie des circuits inte´gre´s.
La deuxie`me partie de ces me´moires de the`se discute le proble`me de l’auto–e´chauffement
dans les transistors fabrique´s en technologie silicium–sur–isolant. Le chapitre 5 de´crit
les causes de la ge´ne´ration et de la dissipation de la chaleur dans les dispositifs SOI,
et aussi elle fournit une bre`ve vue d’ensemble sur les me´thodes qui ont e´te´ propose´es
pour les simuler. Pour comprendre comment ce proble`me affecte les performances des
diffe´rentes architectures SOI, on a effectue´ simulations e´lectro–thermiques en trois di-
mensions pour e´tudier l’auto–e´chauffement dans diffe´rent architectures SOI (single– et
double–grille SOI transistors et aussi FinFET) avec les meˆmes caracte´ristiques isother-
miques.
Dans le chapitre 6 la meˆme approche de simulation est largement utilise´e pour e´tudier
l’impact du SHE sur les performances d’un FinFET qui repre´sente les transistors du
node technologique 45 nanometres, et ses effets sur le courant de saturation, la temper-
ature maximale atteinte dans le dispositif et la re´sistance thermique. La de´pendance de
l’auto–e´chauffement par les principals parame`tres ge´ome`triques, comme l’e´paisseur de
la couche d’oxide enterre´, la longueur des region d’acce`s et la distance entre ”fins” de
silicium adjacents, est aussi analyse´e. De plus, les consequences sur le SHE de solutions
technologiques comme les extensions de source et drain sure´leve´es ou la re´duction de
l’hauteur du fin sont pareillement explore´es.
Enfin, les conclusions sont trace´es dans le chapitre 7.
Riassunto e presentazione generale
della tesi
Introduzione
La velocita` di integrazione dei circuiti CMOS e` stata mantenuta fino ad ora, seguendo
la nota legge di Moore secondo cui il numero di transistori integrati su chip raddoppia
ogni due anni [1]. Anche se la maggior parte dei ricercatori aveva predetto in passato
che questa progressione potrebbe fermarsi ben presto, questa tendenza non ha ancora
incontrato dei problemi insormontabili. I dispositivi MOSFET moderni sono caratteriz-
zati da lunghezze di gate inferiori a 100 nanometri, e di conseguenza possiamo dire che
si tratta di un regime decananometrico.
La miniaturizzazione dei MOSFET non puo` essere realizzata tramite una semplice
riduzione delle dimensioni geometriche del dispositivo, poiche` questo provocherebbe
problemi significativi in termini di realizzabilita` a causa dell’aumento dei campi elettri-
ci interni al dispositivo stesso. Infatti, una scalatura efficace puo` essere ottenuta grazi ad
un approccio piu` elaborato. Questo approccio e` chiamato, in inglese, scaling. Il proces-
so di scaling riguarda tutti i parametri fisici del dispositivo, non solo geometrici come
lunghezze, larghezze e spessori, ma anche le concentrazioni dei profili di drogaggio e
le tensioni di alimentazione. Lo scaling ha come obiettivo quello di aumentare il grado
di integrazione dei transistori e di ottenere prestazioni migliori rispetto alle generazioni
tecnologiche precedenti, salvaguardandone in ogni caso la realizzabilita`.
Diverse tecniche di scaling sono state proposte:
• scaling a campo elettrico costante (constant field scaling), proposto da Dennard
nel 1975 [4];
• scaling a tensione costante (constant voltage scaling);
• scaling generalizzato (generalized scaling) in cui la riduzione delle dimensioni
geometriche del dispositivo e della tensione di alimentazione sono trattati sepa-
ratamente;
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• scaling selettivo (selective scaling), in cui la riduzione della lunghezza di gate e
la riduzione delle dimensioni delle interconnessioni elettriche sono trattate sepa-
ratamente.
Tuttavia con la miniaturizzazione delle dimensione dei transistori sopravvengono
numerose nuove problematiche:
• effetti di canale corto (Short–Channel Effects, SCE)
• riduzione della barriera di energia potenziale presente tra source e canale a causa
della tensione di drain (Drain Induced Barrier Lowering, DIBL);
• elevate correnti di perdita sottosoglia (high off–state leakage current);
• elevate correnti di gate a causa dell’effetto tunnel dei portatori attraverso l’ossido
(high gate leakage current);
• elevate correnti di giunzione;
• elevate resistenze parassite;
• riduzione della resistenza di uscita per applicazioni analogiche;
• riduzione della transconduttanza gm;
• aumento delle capacita` legate alle interconnessioni;
• aumento della generazione di calore nella regione attiva del dispositivo;
• problemi di variabilita` legata ai processi tecnologici.
Per superare i problemi che emergono nel momento in cui la riduzione dei dispositivi
entra nella scala decananometrica, diverse soluzioni sono in fase di studio, tra le quali
ricordiamo:
• architetture innovative come i transistori silicio–su–isolante (Silicon–On–Insulator,
SOI), nei quali lo spessore dello strato di silicio utilizzato per la realizzazione del
dispositivo (tSi) e` un nuovo parametro per la progettazione del transistore, che
permette di tenere sotto controllo gli effetti di canale corto evitando di drogare
pesantemente la regione di canale;
• dispositivi che includono materiali con proprieta` diverse da quelle del silicio per
realizzare le regioni di source, drain o canale;
• miglioramento della mobilita` dei portatori, ottenuta tramite stiramento o compres-
sione del silicio (strain), o grazie allo sfruttamento della dipendenza della mobilita`
dall’orientazione della superficie del cristallo;
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Affinita` elettronica χ [A] [B] [C]
Source χ1 Relaxed–SiGe Relaxed–Si Relaxed–Si1−xCx
Canale χ2 Strained–Si Strained–Si Si
Tabella 1: Tre possibili candidati per i materiali di source e canale per realizzare transistori
MOS con eterogiunzioni tra source/drain e canale. Queste soluzioni soddisfano la
condizione che χ2>χ1 e dunque il canale ha un band–gap inferiore rispetto al
source.
• ingegnerizzazione dell’ossido di gate, ottenuta grazie a materiali dielettrici con
permettivita` piu` elevata rispetto a quella del biossido di silicio (high–k oxides),
per limitare le correnti di perdita attraverso l’ossido di gate;
• nuove tecnologie per i contatti finalizzate a ridurre le resistenze parassite.
Inoltre, dal momento che il transistore di tipo ”bulk” diventera` obsoleto per i prossimi
nodi tecnologici, nuove architetture sono attualmente in fase di studio, come i dispos-
itivi silicio–su–isolante (Silicon–On–Insulator, SOI), che permettono di controllare gli
effetti di canale corto pur utilizzando una bassa concentrazione di atomi droganti nel
canale. Questo e` possibile riducendo lo spessore del sottile strato di silicio (tSi), che e`
un nuovo parametro di progetto del transistore. Tra i vari dispositivi SOI, e` possibile
riconoscere diverse famiglie, quali ad esempio quella dei dispositivi planari a singolo o
doppio gate, i FinFET o i nanotubi.
Simulazione Monte Carlo di eterogiunzioni
Eterogiunzioni e modifiche al programma di simulazione
Per aumentare la velocita` di iniezione dei portatori che entrano nel canale, e di con-
seguenza ottenere una maggiore corrente di drain, di recente e` stato proposto l’utilizzo
di materiali diversi per realizzare le regioni di source e drain e quella di canale. In
questo caso, se si utilizzano materiali con diversa affinita` elettronica, viene creata una
eterogiunzione [33] tra le region di accesso ed il canale. La discontinuita` della banda di
conduzione puo` permettere di aumentare l’energia cinetica dei portatori che entrano nel
canale, e dunque aumentarne la velocita`. La tabella 1 presenta tre possibili soluzioni per
ottenere questa discontinuita`.
Un approccio simile era gia` stato adottato in passato nella tecnologia bipolare: i tran-
sistori bipolari ad eterogiunzione (heterojunction bipolar transistor, HBT) sono carat-
terizzati da un emettitore con band–gap maggiore rispetto alla base. Questa soluzione
permette di avere una corrente di deriva tra emettitore e base, e anche di drogare pesan-
temente la base, e queste soluzioni permettono di migliorare le prestazioni rispetto al
xxii RIASSUNTO E PRESENTAZIONE GENERALE DELLA TESI
E∆E ∆
E
E
L
R
(b)
(a) (c)
x
z
y
Figura 1: Casi possibili di un elettrone che si muove lungo la direzione x ed incontra una
discontinuita` brusca della banda di conduzione.
transistore bipolare convenzionale [36].
L’obiettivo della prima parte del manoscritto e` studiare con il metodo Monte Carlo gli
effetti che le eterogiunzioni hanno sul movimento dei portatori in transistori doppio
gate a canale n. Prima di tutto, il programma di simulazione e` stato modificato per pot-
er simulare strutture di questo tipo. Sono state introdotte nuove interfacce, per avere la
possibilita` di definire la posizione ed il valore della discontinuita` della banda di con-
duzione. Nel caso di discontinuita` graduali, esse vengono trattate come un campo elet-
trico aggiuntivo al campo determinato dalla legge di Poisson, seguendo un approccio
gia` utilizzato per gli HBT [52].
Il caso di eterogiunzioni brusche e` piu` complicato; per trattarlo, diversi modelli sono
stati utilizzati in funzione dell’energia iniziale e finale del portatore che attraversa la
discontinuita`:
• energie inferiori a 75 meV: il portatore non ha una energia particolarmente eleva-
ta, dunque il modello parabolico fornisce una approssimazione sufficiente per la
struttura a bande del silicio;
• energie tra 75 e 500 meV: in questo caso, il modello parabolico non puo` essere
utilizzato e dunque la ricerca dello stato finale e` effettuata sull’intera struttura a
bande (full–band approach);
• energie maggiori di 500 meV: la ricerca dello stato finale e` randomizzata, con il
solo vincolo di mantenere la stessa velocita` di gruppo dell’elettrone che attraversa
l’eterogiunzione.
Se lo stato finale esiste, l’energia del portatore e` aumentata o diminuita di ∆E e la
particella attraversa la discontinuita`, viceversa essa e` riflessa. La figura 1 presenta i tre
casi che si possono avere quando un elettrone incontra una discontinuita` della banda
di conduzione. Conviene sottolineare che il programma di simulazione non considera
l’effetto tunnel dei portatori attraverso la barriera di energia potenziale che si crea in
presenza di una eterogiunzione.
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Figura 2: Banda di conduzione (EC) e di valenza (EV ) per la struttura semplificata che e´ stata
utilizzata per testare il codice. nL rappresenta la concentrazione dei portatori nella
regione con band–gap maggiore, mentre nR rappresenta la concentrazione di carica
nella regione a piccolo band–gap. La linea tratteggiata rappresenta la discontinuita`
graduale.
Validazione del modello
Per verificare le modifiche che sono state introdotte nel codice di simulazione, e´ stata
simulata una struttura semplificata unidimensionale, drogata uniformemente, con due
discontinuita` di ampiezza ∆E simmetriche della banda di conduzione. La figura 2 pre-
senta la banda di conduzione e di valenza per la struttura utilizzata. Per verificare le
modifiche apportate, sono stati seguiti due approcci:
• simulazioni non autoconsistenti, senza campo elettrico applicato. nL e nR verifi-
cano l’equazione nR/nL=exp (∆E/kBT ), come previsto dalla teoria. La figura 3
presenta nR/nL per ∆E tra 50 e 200 meV;
• simulazioni autoconsistenti, senza campo elettrico applicato. Una regione di svuo-
tamento si forma vicino all’eterogiunzione ed origina una caduta di potenziale
(potentiale di built–in) pari a ∆V che compensa ∆E. La figura 4 presenta ∆V
per ∆E tra 50 e 200 meV.
Simulazioni Monte Carlo di transistori a doppio gate con eterogiun-
zioni tra source/drain e canale
Simulazioni Monte Carlo, ottenute con il programma di simulazione modificato, descrit-
to nella sezione precedente, sono state effettuate per studiare il meccanismo di trasporto
dei portatori di carica in transistori SOI a doppio gate, caratterizzati da una lunghezza
di gate di 34 nm, uno spessore dell’ossido di gate di 1 nm, uno spessore dello strato di
silicio di 10 nm, ed un drogaggio di canale molto basso. La funzione lavoro dell’elet-
trodo di gate e` stata modificata per avere una corrente sottosoglia pari a 100 nA/µm, e
questa operazione e´ stata ripetuta per tutti i dispositivi considerati. La figura 5 presenta
un disegno dei dispositivi utilizzati nell’analisi. Per ridurre il carico computazionale, le
correzioni quantistiche non sono state incluse nelle simulazioni.
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Figura 3: Rapporto tra la concentrazione di elettroni a destra e a sinistra della discontinuita´,
per differenti ∆E. La teoria e’ rispettata.
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Figura 4: Confronto tra il potenziale di built–in ∆V et ∆E. La teoria e´ rispettata per differenti
valori di ∆E
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Figura 5: Semplice disegno dei transistori simulati. Nella parte inferiore della figura, e` rappre-
sentata la banda di conduzione EC . La linea continua rappresenta una HJ brusca,
la linea tratteggiata una HJ graduale. La banda di valenza e´ continua lungo l’intera
struttura.
−200 −100 0 100 200
∆E [mV]
0.7
1.2
1.7
2.2
I O
N 
[m
A/
µm
]
DD
DD (ref.)
MC
MC(ref.)
Figura 6: Correnti di drain per VGS=VDS=VDD nei transistori con HJ brusche, per diver-
si ∆E, ottenute con simulazioni DD et MC. Le discontinuita` sono posizionate a
x=−15.2 nm et x=15.2 nm. Le righe orizzontali rappresentano le correnti ottenute
per il transistore di riferimento (senza HJ).
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Figura 7: Correnti di drain per VGS=VDS=VDD nei dispositivi con HJ brusche, per diverse
posizioni della discontinuita´. ∆E=50 meV, 100 meV. Lungo l’asse x, xHJ indica la
posizione su x dove si trova la discontinuita`.
Sono stati considerati i casi sia di HJ brusca che HJ graduale: le figure 6 e 7 pre-
sentano i risultati per discontinuita` brusche, la figura 8 per discontinuita` graduali. Le
prime serie di simulazioni di transistori MOS hanno mostrato un compromesso tra il
guadagno in termini di corrente ottenuto grazie ad una piu` elevata velocita` dei portatori,
e la perdita causata da un cattivo controllo elettrostatico legato all’eterogiunzione tra
source e canale. Questi problemi possono essere superati utilizzando HJ graduali, anche
se il compromesso tra velocita` e controllo elettrostatico limita comunque il guadagno di
corrente.
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Figura 8: Correnti di drain per VGS=VDS=VDD in funzione dell’estensione della regione
graduale. ∆E=100 meV. La linea continua rappresenta la corrente del transistore
di riferimento (senza HJ).
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Figura 9: (a) Caratteristica di trasferimento (VDS=1.0 V) e (b) caratteristica di uscita
(VGS=1.0V), calcolate tramite simulazioni 3D elettrotermiche. Il gate ed i contatti di
source e drain sono trattati come adiabatici, e la dissipazione del calore puo` avvenire
unicamente tramite lo strato di ossido interrato.
Effetti di autoriscaldamento nei dispositivi SOI
La tecnologia SOI aumenta il problema della dissipazione del calore, sia perche` lo stra-
to sepolto di ossido e` caratterizzato da una conducibilita` termica che e` due ordini di
grandezza inferiore rispetto a quella del silicio (e di consequenza esso impedisce la dis-
sipazione del calore generato nella regione attiva), sia perche` la conducibilita` termica di
strati sottili di materiale semiconduttore e` piu` bassa rispetto a quella del silicio di tipo
”bulk”, a causa del confinamento dei fononi e dei fenomeni di scattering che avvengono
al contorno.
Nella seconda parte di questo lavoro di tesi, si e` studiato l’impatto dell’autoriscalda-
mento in diverse strutture di tipo SOI: transistori a canale n a singolo e doppio gate,
e FinFET. Sono state effettuate simulazioni in 3 dimensioni per verificare come l’au-
toriscaldamento possa ridurre la corrente di drain per i diversi dispositivi. I transistori
coinvolti in questo confronto sono stati progettati in modo tale da avere le medesime
caratteristiche elettriche in condizioni isoterme a 300 K. Le simulazioni sono state ef-
fettuate con un simulatore commerciale [27]; attenzione particolare e` stata rivolta alla
scelta delle condizioni al contorno per i contatti. I risultati hanno mostrato che l’au-
toriscaldamento degrada le performance ed e` dipendente dal tipo di struttura. In par-
ticolare, le resistenze termiche associate alle regioni di accesso di source e drain, cosı`
come il rapporto tra la superficie disponibile per la dissipazione di calore attraverso l’os-
sido interrato ed il volume della regione attiva, cambiano da una struttura all’altra. La
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Figura 10: Rappresentazione schematica del FinFET con regioni di source e drain accresciute
per epitassia. La figura non e´ disegnata in scala. Da notare i parametri coinvolti
nelle simulazioni: Lspacer (distanza tra il bordo del gate e la regione accresciuta) ed
Lepi (spessore dell’epitassia).
figura 9 presenta le caratteristiche di trasferimento e di uscita ottenute con simulazioni
elettrotermiche: essa conferma come l’autoriscaldamento influisca in maniera diversa
sui diversi dispositivi considerati.
Successivamente l’attenzione e` stata concentrata su dispositivi di tipo FinFET, con
lunghezza di gate uguale a 30 nm, al fine di studiare la dipendenza degli effetti di au-
toriscaldamento dai fondamentali paramentri geometrici quali lunghezza delle regioni
di accesso di source e drain, spessore dello strato di ossido interrato e distanza tra ”fins”
di silicio adiacenti. L’analisi e` stata effettuata tramite simulazioni elettrotermiche in tre
dimensioni, ottenute con un simulatore commerciale.
I risultati hanno evidenziato come l’autoriscaldamento degradi pesantemente le pre-
stazioni del dispositivo in termini di corrente erogata, anche se la sua dipendenza dai
parametri considerati e` debole.
Infine, sono state studiate soluzioni tecnologiche alternative: la prima riguarda la realiz-
zazione di regioni di source e drain accresciute epitassialmente (raised source e drain),
al fine di ridurre le resistenze serie associate alle regioni di accesso (la figura 10 offre
una rappresentazione schematica di tale scelta); la seconda riguarda la riduzione del-
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l’altezza del fin di silicio, adottata per semplificare il processo di realizzazione del fin
stesso ed il suo drogaggio. Le simulazioni evidenziano che la distanza tra fins adiacenti
non e` un parametro critico dal punto di vista termico, quidi FinFETs ottenuti con altezza
limitata e ridotto fin–pitch possono rappresentare una buona soluzione per aumentare la
densita` di integrazione mantenendo gli effetti di canale corto sotto controllo.
Re´sume´ et pre´sentation ge´nerale des
me´moires
Introduction
La vitesse d’inte´gration des circuits CMOS a e´te´ maintenue jusqu’a` maintenant, en
suivant la loi ce´le`bre de Moore qui stipule que la densite´ des transistors integre´s dans
une puce double chaque 24 mois [1]. Meˆme si beaucoup de chercheurs avaient pre´die´,
dans le passe´, que cette progression pourrait s’arreˆter bientoˆt, la tendance n’a pas encore
rencontre´ des proble`mes majeurs. Les dispositifs MOSFET modernes ont des longueurs
de grille plus petites que 100 nanome´tres, donc on peut dire qu’il s’agit d’un re´gime
deca–nanometrique.
La miniaturisation des MOSFETs ne peut pas eˆtre re´alise´e par une simple re´duction
des dimensions ge´ome´triques du dispositif, car cela´ causerait des proble´mes signifi-
catifs en termes de fiabilite´ due a` l’augmentation des champs e´lectriques internes aux
dispositifs. En fait, une mise a` l’e´chelle efficace des dimensions des MOSFETs peut
eˆtre obtenue graˆce a` une approche plus e´labore´e. Cette approche est appele´e, en anglais,
scaling. Le proce´de´ de scaling concerne tous les parame´tres physiques des dispositifs,
pas seulement ge´ome´triques tels les longueurs, les largeurs et les e´paisseurs, mais aussi
les concentrations des profils de dopage et les tensions d’alimentations. Le scaling a
pour buˆt d’augmenter le degre´ d’inte´gration des transistors et d’obtenir des meilleures
performances que les ge´ne´rations pre´ce´dentes tout en maintenant la meˆme fiabilite´ des
dispositifs.
Diffe´rentes techniques de scaling ont e´te´ propose´es :
– scaling a` champ e´lectrique constant (constant field scaling), propose´ par Dennard
en 1975 [4] ;
– scaling a` tension constante (constant voltage scaling) ;
– scaling ge´ne´ralise´ (generalized scaling), dans lequel la re´duction des dimensions
du dispositif et de la tension sont traite´es a` part [5] ;
– scaling se´lectif (selective scaling), ou` la re´duction de la longueur de grille est
traite´e diffe´remment de la re´duction des connexions e´lectriques.
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Cependant nombreuses nouvelles questions surviennent avec la miniaturisation des di-
mensions des transistors :
– effets de canaux courts (Short–Channel Effects, SCE) ;
– re´duction de la barrie`re d’e´nergie potentielle entre source et canal a` cause de la
tension de drain (Drain Induced Barrier Lowering, DIBL) ;
– courants de fuite sous–seuil eleve´s (high off–state leakage current) ;
– courants de grille eleve´s a` cause de l’effet tunnel des porteurs a` travers l’oxide
(high gate leakage current) ;
– courants de jonction eleve´s ;
– resistances parasites eleve´es ;
– re´duction de la resistance de sortie pour les ope´rations analogiques ;
– re´duction de la transconductance gm ;
– augmentation des capacite´s lie´es aux interconnections ;
– augmentation de la production de la chaleur dans la re´gion active du dispositif ;
– fluctuations des procede´s technologiques.
Pour surmonter les limitations lie´es a` la re´duction des dimensions des transistors MOS,
solutions diffe´rentes sont a` l’e´tude, entre lesquelles on rappelle :
– dispositifs qui incluent mate´riaux avec proprie´te´s diffe´rentes de celles du silicium
pour re´aliser les re´gions de source, de drain et de canal ;
– ame´lioration de la mobilite´ des porteurs, obtenue par contrainte ou par exploita-
tion de la dependance de la mobilite´ par l’orientation de la surface du cristal ;
– inge´nierie du dielectric de grille, obtenue graˆce aux oxides avec permittivite´ plus
e´leve´e de celle du SiO2 (high–k oxides), pour limiter les courants de fuite a` travers
la grille ;
– nouvelles technologies de contact pour re´duire les resistances parasites.
De plus, comme le transistor de type ”bulk” va devenir obsole`te pour les prochains
noeuds technologiques, nouvelles architectures sont actuellement a` l’e´tude, comme les
dispositifs silicium–sur–isolant (silicon–on–insulator, SOI), qui permettent de controˆler
les effets de canaux courts en maintenant un faible dopage de canale. C¸a c’est possi-
ble en utilisant l’e´paisseur de la couche mince de silicium (tSi), qui est un nouveau
parame`tre pour la conception du transistor. Entre les diffe´rents dispositifs SOI, on peut
reconnaıˆtre plusieurs familles comme les transistors planars single– ou double–grille,
les FinFETs ou les nanofils.
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Affinite´ e´lectronique χ [A] [B] [C]
Source χ1 Relaxed–SiGe Relaxed–Si Relaxed–Si1−xCx
Canal χ2 Strained–Si Strained–Si Si
TAB. 2: Trois possibles candidats pour les mate´riaux de source et canal pour re´aliser transis-
tors MOS avec he´te´rojonctions entre source/drain et canal. Ces solutions satisfont la
condition que χ2>χ1 et donc le canal a une bande interdite infe´rieure que la source.
Simulation Monte Carlo des he´te´rojonctions
He´te´rojonctions et modifications du logiciel de simulation
Pour augmenter la vitesse d’injection des porteurs qui entrent dans le canal, et donc
obtenir un majeur courant de drain, re´cemment on a propose´ l’utilisation de materiaux
diffe´rents pour re´aliser les re´gions de source/drain et le canal. Dans ce cas la`, si on utilise
materiaux avec diffe´rente affinite´ electronique, on re´alise une he´te´rojonction [33] entre
les re´gions d’acce´s et le canal. La discontinuite´ de la bande de conduction peut per-
mettre d’augmenter l’e´nergie cine´tique des porteurs qui entrent dans le canal, et donc
augmenter leur vitesse. Le tableau 2 pre´sente trois solutions possibles pour obtenir cette
discontinuite´.
Une approche analogue avait de´ja` e´te´ utilise´e dans le passe´ pour la technologie bipo-
laire : les transistors bipolaires a` he´te´rojonction (heterojunction bipolar transistor, HBT)
sont caracterise´s par un e´metteur avec une bande interdite majeure que la base. Cette
solution permit d’avoir un courant de de´rive des porteurs entre l’e´metteur et la base, et
aussi de droguer beaucoup la base elle meˆme, et ces solutions permettent d’augmenter
les performances par rapport au transistor bipolaire conventional [36].
Le but de la premie`re partie du manuscript est e´tudier avec la me´thode Monte Carlo
les effets que les he´te´rojonctions ont sur le mouvement de porteurs dans transistors
double–grille a` canal de type n. Tout d’abord, le logiciel de simulation a e´te´ modifie´
pour pouvoir simuler ces structures. Nouvelles interfaces ont e´te´ introduites, pour avoir
la possibilite´ de de´finir la position et la valeur ∆E de la discontinuite´ de la bande de
conduction.
Dans le cas de discontinuite´s graduelles, elles sont traite´es comme un champ e´lectrique
ajoute´ au champ determine´ par la loi de Poisson, en suivant un approche de´ja` utilise´
pour les HBT [53].
Le cas des he´te´rojonctions abruptes est plus complique´ ; pour le traiter, diffe´rents mode`les
ont e´te´ utilise´s, en fonction de l’e´nergie initiale et finale du porteur qui passe la discon-
tinuite´ :
– e´nergies infe´rieures a` 75meV : le porteur n’a pas une e´nergie cine´tique tre´s e´leve´e,
donc le mode`le parabolique fournit une approximation suffisante pour la structure
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FIG. 11: Cas possibles d’un e´lectron qui marche par la direction x et il rencontre une disconti-
nuite´ abrupte de la bande de conduction.
des bandes du silicium ;
– e´nergies entre 75 et 500 meV : dans ce cas-la`, le mode`le parabolique ne peut pas
eˆtre utilise´ et donc la recherche de l’e´tat final est effectue´e sur toute la structure
des bandes (full–band approach) ;
– e´nergies majeures que 500 meV : l’e´tat final est choisi par vie ale´atoire, avec la
seule contrainte de mantenir la meˆme vitesse de group de l’e´lectron qui traverse
l’he´te´rojonction.
Si l’e´tat final existe, l’e´nergie du porteur est augmente´e ou decale´e par ∆E et la par-
ticule traverse la discontinuite´, autrement elle est refle´te´e. La figure 11 presente les
trois cas qu’on peut avoir quand un electron encontre une discontinuite´ de la bande de
conduction. Il faut souligner que le logiciel de simulation ne conside´re pas l’effet de
tunnel des porteurs a` travers la barrie`re d’e´nergie potentielle qui ressortit quand on cre´e
une he´te´rojonction.
Ve´rification du mode`le
Pour ve´rifier les modifications qu’on a introduit dans le logiciel de simulation, on a
simule´ une structure unidimensionale simplifie´e, dope´e uniforme´ment, avec deux dis-
continuite´s d’amplitude ∆E symmetriques de la bande de conduction. La figure 12
pre´sente la band de conduction et celle de valence pour la structure utilise´e. Pour valider
les modifications introduites, on a suivi deux prcours :
– simulations non autoconsistantes, sans aucun champ e´lectrique applie´. nL et nR
verifient l’equation nR/nL=exp (∆E/kBT ), comme pre´vu par la the´orie. La fig-
ure 13 pre´sente nR/nL pour ∆E entre 50 et 200 meV ;
– simulations autoconsistantes, sans aucun champ e´lectrique applie´. Une re´gion de
de´sertion se forme pre`s de l’he´te´rojonction et elle origine une chute de potentiel
(potentiel de built–in) e´gal a` ∆V qui compense ∆E. La figure 14 pre´sente ∆V
pour ∆E entre 50 et 200 meV.
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FIG. 12: Bande de conduction (EC ) et de valence (EV ) pour la structure simplifie´e qu’on a
utilise´ pour tester le logiciel. nL repre´sente la concentration des porteurs dans la re´gion
avec grand gap, tandis que nR repre´sente la concentration des porteurs dans la re´gion
avec petit gap. La ligne pointille´e repre´sente la discontinuite´ graduelle.
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FIG. 13: Rapport entre la concentration des electrons a` droite et a` gauche de la discontinuite´,
pour diffe´rent ∆E. La the´orie est respecte´e.
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FIG. 14: Comparaison entre le potentiel de built–in ∆V et ∆E. La the´orie est respecte´e pour
diffe´rentes valeurs de ∆E.
Simulations Monte Carlo des transistors double–grille avec he´te´ro-
jonctions entre source/drain et canal
On a applique´ les simulations Monte Carlo, effectue´es avec le logiciel qu’on a mod-
ifie´, a` l’e´tude du transport des porteurs dans transistors SOI double–grille, avec une
longueur de grille de 34 nm, un e´paisseur de l’oxide de grille e´gal a` 1 nm, un e´paisseur
de la couche de silicium de 10 nm et un dopage de canal tre`s bas. La fonction de tra-
vail de la grille a e´te´ modifie´e pour avoir un courant sous–seuil de 100 nA/µm, et cette
ope´ration a e´te´ re´pe´te´e pour tous les dispositifs considere´s.
La figure 15 pre´sente un dessin des dispositifs considere´s. Pour re´duire le poids du cal-
cul, les corrections quantistiques n’ont pas e´te´ introduites dans les simulations. On a
considere´ les cas de HJ soit abruptes soit graduelles : les figures 16 et 17 pre´sentent les
re´sultats pour discontinuite´s abruptes, la figure 18 pour discontinuite´s graduelles.
Les premie`res se´ries de simulations de transistors MOS avec HJ abruptes ont montre´ un
compromis entre le gain en courant obtenu graˆce a` une plus grande vitesse des porteurs,
et la perte cause´e par un mauvais controˆle e´lectrostatique lie´ a` l’he´te´rojonction entre
la source et le canal. Ces proble`mes peuvent eˆtre depasse´s en utilisant HJ graduelles,
meˆme si le compromis entre vitesse et controˆle e´lectrostatique limite en tout cas le gain
en courant.
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FIG. 15: Simple dessin des transistors simule´s. Dans la partie infe´rieure de la figure, la bande
de conduction EC est presente´e. La ligne continue re´presente une HJ abrupte, la ligne
pointille´e une HJ graduelle. La bande de valence EV est continue a` travers la structure
entie`re.
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FIG. 16: Courants de drain pour VGS=VDS=VDD dans les transistors avec HJ abruptes, pour
diffe´rentes ∆E, obtenues avec simulations DD et MC. Les discontinuite´s sont place´es
a` x=−15.2 nm et x=15.2 nm. Les lignes horizontales re´presentent les courants dans
le transistor de reference (sans HJ).
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FIG. 17: Courants de drain pour VGS=VDS=VDD dans les dispositifs avec abruptes HJs pour
diffe´rentes positions de la discontinuite´. ∆E=50 meV, 100 meV. Sur l’axis x, xHJ
indique la position sur x ou` la discontinuite´ se trouve.
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FIG. 18: Courants de drain pour VGS=VDS=VDD en fonction de l’extension de la re´gion
graduelle. ∆E=100 meV. La ligne continue re´presente le courant du transistor de
reference (sans HJ).
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FIG. 19: (a) Caracte´ristique IDS–VGS (VDS=1.0 V) et (b) caracte´ristique IDS–VDS
(VGS=1.0 V), calcule´es avec simulations 3D e´lectrothermiques. La grille et les con-
tacts de source et drain sont traite´s comme adiabatiques, et la dissipation de la chaleur
peut se passer seulement a` travers la couche d’oxide enterre´e.
Effets d’auto–e´chauffement dans les dispositifs SOI
La technologie SOI augmente le proble`me de la dissipation de la chaleur, soit parce
que la couche enterre´e d’oxide est caracte´rise´e par une conductivite´ thermique qui est
deux ordres de grandeur infe´rieure que celle du silicium (et donc elle bloque la dissipa-
tion de la chaleur genere´e dans la re´gion active), soit parce que la conductivite´ thermique
des couches tre´s minces de material semiconducteur est beaucoup infe´rieure que celle
du silicium de type ”bulk”, a` cause du confinement des phonons et des interactions aux
limites.
Dans la deuxie`me partie de ces me´moires de the`se, on a e´tudie´ l’impact de l’auto–
e´chauffement dans diffe´rentes structures de type SOI : transistors a` canal n single– et
double–grille, et aussi FinFET. On a performe´ simulations en trois dimensions pour ver-
ifier comment l’auto–e´chauffement peut de´caler le courant de drain pour les diffe´rents
dispositifs. Les transistors implique´s dans cette comparaison ont e´te´ dessine´s pour avoir
les meˆmes caracte´ristiques dans le cas isothermique a` 300 K. Les simulations ont e´te´
conduites avec un logiciel commercial et elles ont montre´ que l’auto–e´chauffement se
de´veloppe en diffe´rent fac¸on entre les diffe´rents structures considere´es, parce que la
chaleur produite dans la re´gion active peut eˆtre dissipe´e soit par les contacts, soit a`
travers la direction verticale a` travers le substrat, soit enfin entre transistors adjacents.
Ces parcours pour la chaleur sont diffe´rents pour diffe´rentes architectures. La figure 19
pre´sente les caracte´ristiques I–V obtenues avec simulations e´lectrothermiques : elle
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FIG. 20: Vue du FinFET avec re´gions de source et de drain accrues par e´pitaxie. La figure n’est
pas dessine´e a` l’e´chelle. Il faut souligner les parame`tres implique´s dans les simula-
tions : Lspacer (distance entre le bord de grille et la re´gion accrue) et Lepi (e´paisseur
de l’e´pitaxie).
confirme que l’auto–e´chauffement influence diffe´remment les structures considere´es.
En suite on a focalise´ sur les simulations des dispositifs de type FinFET, avec une
longueur de grille de 30 nm ; l’auto–e´chauffement a e´te´ e´tudie´ en fonction des diffe´rents
parame`tres technologiques : longueur des acce`s de source et de drain, e´paisseur de l’ox-
ide enterre´ et distance entre ”fins” de silicium adjacents. L’analyse a e´te´ conduite avec
simulations e´lectrothermiques en trois dimensions, obtenues avec un logiciel commer-
cial.
Les re´sultats ont montre´ que l’auto–e´chauffement de´grade beaucoup les performances
du dispositif par rapport au courant de drain, meˆme si sa de´pendance aux parame`tres
considere´s est tre`s faible.
Enfin, solutions technologiques alternatives ont e´te´ e´tudie´es : la premie`re concerne
le re´alisation de re´gions de source et de drain accrues par e´pitaxie (source et drain
sure´leve´s), pour obtenir une re´duction des re´sistances serie (la figure 20 pre´sente un
simple dessin pour une telle solution) ; la deuxie`me concerne la re´duction de l’hauteur
du fin de silicium, adopte´e pour simplifier le procede´ de fabrication du fin lui–meˆme et
aussi son dopage.
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Les simulations mettent en e´vidence que la distance entre fins adjacents n’est pas un
parame`tre critique du point de vue thermique, donc FinFETs obtenus avec hauter limite´e
et fin–pitch re´duit peuvent re´presenter une bonne solution pour augmenter la densite´
d’inte´gration en maintenant les effets de canaux courts bien maıˆtrise´s.
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Chapter 1
Introduction
1.1 Trends in microelectronics
The semiconductor industry lived an amazing progress of the performance during the
last fifty years. Its impetuous and exponential growth is evident to everyone: electronic
products went into our lifes and they have radically changed our habits, how we work
and how we communicate. The progresses have been extraordinary in terms of:
• speed: modern electronic systems became ever faster. An useful parameter to
measure this trend could be the clock frequency of a Central Processing Unit
(CPU) of a modern personal computer. This frequency has increased by an order
of magnitude in less than ten years (see Fig. 1.1);
• computational capability: not only the speed of electronic systems, but also the
number of functions that they can offer to the customer has exploded. This is the
case of modern cellular phones, that in few years became ”multimedia center”
able to perform oral communication, take pictures, play music and videos, exploit
features of GPS navigators;
• dimensions and portability: electronic circuits are becoming smaller and smaller,
and even more portable. The small dimensions reached by cellular phones or note-
books currently on sale, as well as the increasing relevance of the so called wear-
able electronics, could represent good examples.
Moreover, this technological trend soon became a market expectation, so that not only
the microelectronics systems are actually smaller and smaller, faster and faster, cheaper
and cheaper, but also the customers have been ”well” educated by advertizing such
progresses.
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Figure 1.1: Graph of the clock speed development of AMD and Intel processors from 1993
until the end of 2005. Between 1993 and 1999, the average clock speed increased
tenfold.
The main actor of this panorama is the Integrated Circuit (IC). Modern Integrated
Circuits are present in almost every electronic system, from personal computers to com-
munications systems, from medical equipments to automotive ones. An integrated cir-
cuit is a miniaturized electronic circuit that is manufactured on a surface of a thin layer
of a semiconductor substrate. ICs consist mostly of transistors, even if analog circuits
commonly contain resistors and capacitors as well and inductors are used in some high
frequency analog circuits.
Semiconductor ICs are fabricated in a layer process which includes these key steps:
• imaging: a layer of photoresist is subject to photochemical reactions resulting
from irradiation; as the wavelength of radiation is getting shorter, and hence ab-
sorption coefficient increases, thickness of imaging resist is gradually reduced;
• deposition: deposited species are formed as a results of chemical reaction be-
tween gaseous reactants at elevated temperature in the vicinity of the substrate;
solid product of the reaction is deposited on the surface of the substrate; used
to deposit films of semiconductors (crystalline and non–crystalline), insulators as
well as metals. The most common thin film deposition method in advanced semi-
conductor manufacturing is the Chemical Vapor Deposition (CVD) with its many
forms;
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Figure 1.2: 2–D cross–section of a typical Bulk transistor. The case presented is an n–channel
MOSFET; the bulk contact is called also substrate contact. The figure is not drawn
to scale; in particular, in real devices the gate oxide is much thinner with respect to
the others regions.
• etching: process of etching through chemical reaction between chemically reac-
tive species and the material to be etched.
The main process steps are supplemented by doping, cleaning and planarization steps.
Mono–crystalline silicon wafers are used as the substrate; photo–lithography is used
to mark different areas of the substrate to be doped or to have polysilicon, insulators
or metal layers deposited on them. Regarding digital ICs, the dominant technology
is currently the Metal–Oxide–Semiconductor Field–Effect-Transistor (MOSFET, also
referred to as MOS transistor) that has completely replaced old technologies like the
bipolar one, that is currently adopted only for analog and radio–frequency applications..
Fig. 1.2 presents a typical structure of an n–channel MOSFET. When the device is made
directly on a silicon substrate, this is named Bulk MOSFET; Fig. 1.2 presents a typical
structure of an n–channel Bulk MOSFET. Associated to its p–type counterpart, this is
the most common structure that has been adopted in digital circuits.
The progress of electronic circuits has been accomplished mainly by the minia-
turization of the MOSFET: the downsizing of the transistor decreases its capacitance
without compromising the current. Therefore, it increases the circuit operating speed
and decreases its per–transistor power consumption. Moreover, transistor size reduction
increases the number of components that can be crammed into a circuit at constant die
area (transistor integration). Since the fabrication costs are roughly proportional to die
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Figure 1.3: Plot of transistor counts against dates of introduction. The curve shows counts
doubling every two years (source:http://web.sfc.keio.ac.jp)
area, miniaturization also reduces the cost of production per single transistor and even
per single function.
1.2 MOSFET scaling
As it has been mentioned in Section 1.1, the shrink of the dimensions of the MOS tran-
sistor is the key factor in order to improve performance, increase integration scale and
therefore reduce production costs.
The first who noticed and quantified the exponential growth in integration of semicon-
ductor technology was Gordon E. Moore in 1965 [1], at the time director of the R&D
of Fairchild Semiconductors, and later co–founder of Intel Corporation. Based on the
data collected during his work at Fairchild (unit costs, MOSFET dimensions, device
integration, technologies available, performance and power consumption achieved) and
extrapolating their future trend in the absence of any evident show–stopper to further
downscaling, he predicted the doubling of devices density per year until 1975. About
10 years later, his empirical observations still held true and he updated the forecast [2].
Since then, the approximate yearly doubling of the device density has been known as
the Moore’s law (see Fig. 1.3) [3].
The reduction of the dimensions of a MOSFET has been dramatic during the last three
decades. Starting at a minimum feature length of 10 µm in 1970 the gate length was
gradually reduced to 0.15 µm minimum feature size in 2000, resulting in a 13% reduc-
tion per year. Hovewer proper downsizing of MOSFET requires not only a size reduc-
tion of the gate length and width. Indeed, a simple shrinking of the device geometrical
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dimensions would lead to serious reliability issues connected with the increase of the
internal electric field. In fact, the steady reduction in MOSFETs dimensions was ob-
tained through a more complex process called scaling. The scaling process concerns all
physical parameters of the devices, not only the geometrical dimensions length, width
and thickness but also doping and supply voltage, and its aim is to increase the degree
of integration and achieve higher performance with respect to the previous generation
while maintaining device reliability. Scaling requires a reduction of all other dimen-
sions including gate/source and gate/drain overlap, oxide thickness and depletion layer
widths, and scaling of depletion layer widths also implies scaling of substrate doping
density. The scaling rules, paced by a scaling parameter α > 1, establish the correct
reduction or increase of each device physical parameter in order to achieve the scaled
devices with the desired criteria.
Different approaches to scaling have been explored. The constant field scaling has been
formalized for the first time in early ’70 by Dennard [4], with the idea of reducing the
device dimensions while still preserving an identical configuration between the scaled
device and the unscaled one and maintaining the same current–voltage behavior. The
effect of keeping the electric field unchanged in the scaled device is to avoid undesir-
able high fields effects such as mobility degradation, impact ionization, or hot–carrier
effects. The results of this scaling approach are summarized in the third column of Ta-
ble 1.1.
The constant field scaling results in circuit speed increasing in proportion to the factor
α and circuit density increasing as α2. Two problems quickly appeared: the built–in po-
tentials and the MOSFET subthreshold slope do not scale; consequently the threshold
voltage Vt (that is the gate voltage above which the channel is formed, the MOSFET
in ”ON” and significant current begins to flow from the source to the drain) could not
be reduced any more following the scaling without an unacceptable increase in leakage
current. In order to overcome these limitations, a second scaling method has been pro-
posed: the constant voltage scaling. The constant voltage scaling does not present this
problem and has been the preferred scaling method for longtime, since it provides volt-
age compatibility with older circuit technologies. The disadvantage of constant voltage
scaling is that the electric field increases as the minimum feature length is reduced. This
leads to velocity saturation, mobility degradation, increased leakage currents and lower
breakdown voltages.
In order to accomodate this trend, constant field and constant voltage scaling rules have
been updated to generalized scaling rules [5], where it became necessary to treat sep-
arately the reduction of the supply voltage and the geometrical dimensions: the slower
scaling of the supply voltage with respect to the geometry (by a factor ε > 1) leads the
electric field inside the device to increase proportionally to ε (see the third column of
Tab. 1.2). This factor had to be chosen carefully to balance the trade–off between the
increase in leakage current and the increase in electric field, which is a threat for device
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Physical Parameter Symbol Constant
Field Scaling
Constant
Voltage
Scaling
Gate Length LG 1/α 1/α
Gate Width WG 1/α 1/α
Electric Field E 1 α
Gate Oxide Thickness tOX 1/α 1/α
Wiring width 1/α 1/α
Doping NA,ND α α2
Gate Capacitance CG 1/α 1/α
Voltage VDD 1/α 1
On–current per device IDS 1/α 1
Power Dissipation P 1/α2 1
Table 1.1: Comparison of the effect of scaling on MOSFET device parameters. This table com-
pares constant field and constant voltage scaling.
reliability.
Finally, in more recent technology generations, a new scaling approach has been used.
This has been called selective scaling and did not scale the wiring at the same extent as
the gate length in order to improve the wiring yield without degrading the gate delay [6].
The dimensional scaling parameter α has been split into two separate spatial dimension
parameters: αd > 1 for scaling the gate length and vertical dimensions; αw > 1 (smaller
than αd) for scaling the device width and wiring (fourth column of Tab. 1.2).
The scaling of MOSFET device parameters is summarized by Table 1.1 where constant
field and constant voltage scaling are presented, and Table 1.2 where generalized and
selective scaling are compared.
1.3 The crisis of conventional Bulk MOSFET
As detailed in the previous sections, scaling has progressed very successfully in the past:
the structure of the MOS transistor has remained relatively unchanged for nearly three
decades, and the downsizing of the MOSFET has increased performance and integration
level. However, producing MOSFETs with channel lengths much shorter than 100 nm
is a challenge, and the difficulties of semiconductor device fabrication are always a
limiting factor in advancing integrated circuit technology. In recent years, the small
size of the MOSFET, in the order of a few tens of nanometers, has created operational
problems, such as:
• Short Channel Effects: the Short Channel Effects (SCE) consist in a loss of control
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Physical Parameter Symbol Generalized Selective
Gate Length LG 1/α 1/αd
Gate Width WG 1/α 1/αw
Electric Field E ε ε
Gate Oxide Thickness tOX 1/α 1/αd
Wiring width 1/α 1/αw
Doping NA,ND εα εαd
Gate Capacitance CG 1/α 1/αw
Voltage VDD ε/α ε/αd
On–current per device IDS ε/α ε/αw
Power Dissipation P ε2/α2 ε2/αwαd
Table 1.2: Comparison of the effect of scaling on MOSFET device parameters. This table com-
pares generalized and selective scaling.
of the gate on the potential profile along the channel, due to the reduction of
the gate length LG: the main macroscopic effect is the decrease of the threshold
voltage whileLG is scaled down. The expression for the threshold voltage at zero–
bias is given by
Vt0 = VFB + 2ΦF −
Qd
COX
(1.1)
where VFB is the flat–band voltage (the voltage that must be applied to the gate
to bring the semiconductor energy band), ΦF is the Fermi potential, Qd is the de-
pletion charge and COX is the oxide capacitance.
This equation is accurate in describing large MOS transistor, but it collapses when
applied to small–geometry MOSFETs. In fact Eq. 1.1 assumes that the bulk de-
pletion charge is only due to the electric field created by the gate voltage, while
the depletion charge near n–type source and drain region is actually induced by
pn junction band bending. Therefore the amount of bulk charge supported by the
gate voltage is overestimated, leading to a larger Vt than the actual value. A typical
parameter adopted by the designers in order to evaluate this effect is the so–called
Vt roll–off.
• Drain Induced Barrier Lowering (DIBL): the source and drain of a MOSFET
form pn junctions within the substrate. The width of the depletion regions associ-
ated with the junctions increases with applied reverse bias. If the channel is long
enough, the application of a drain bias does not modify the potential barrier of the
source junction, while in a short channel device the potential barrier at the source
can be reduced by a value ∆Φ depending on the drain bias itself. This reduction
of the potential barrier reduces the threshold voltage, and the magnitude of such
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reduction is defined by the DIBL, that is the difference of Vt at low VDS and high
VDS [7]. For short channel devices, DIBL values larger than about 150 mV/V are
unacceptable. In extreme cases the potential barrier at the source can become so
small that the current between source and drain is no longer controlled by the
gate: this phenomenon is called punch–through.
• Higher off–state leakage current (IOFF ): as the MOSFET channel length is re-
duced to 50 nm and below, the suppression of off–state leakage current (i.e. the
drain current when the transistor is nominally ”OFF”) becomes an increasingly
difficult technological challenge. It will be extremely difficult for Bulk–Si MOS-
FET technology to meet industry–specified performance targets for both drive
current and leakage current for the forthcoming technological nodes.
In a conventional Bulk–Si MOSFET, the channel dopant concentration must be
increased as the distance between the source and drain junctions decreases, in
order to avoid electrostatic coupling between the junctions beneath the channel
surface, and therefore to keep under control the IOFF . On the other hand, higher
doping results in degraded low–field mobility and hence reduces the transistor
drive current.
• Increased gate leakage current (IG): the gate oxide, which serves as insulator
between the gate and channel, should be made as thin as possible to increase the
channel conductivity and performance when the transistor is ”ON” and to reduce
subthreshold leakage when the transistor is ”OFF”. In other words, in order for
the gate voltage to effectively modulate the channel electric potential, the gate–to–
channel capacitance must be maximized. This has historically been achieved by
reducing the thickness of the SiO2 gate dielectric, but the gate oxide is lower than
2 nm in today state–of–the–art CMOS technology, so that the quantum mecha-
nical phenomenon of electron tunneling occurs through the thin gate oxide. This
phenomenon leads to a degradation of key parameters vital for high performance
device operation (larger gate leakage current but even oxide breakdown and lower
channel mobility as well) and an increased power consumption [8].
• Increased junction leakage: in order to minimize short channel effects, the depth
of the source and drain junctions must be reduced as the channel length is reduced.
An ion implantation technique called ”halo”, where impurity dopants (p–type for
n–channel MOSFETs) are placed next to the junction tip, is often used to control
the SCE in planar transistors. The concept of ”super–halo”, where channel dop-
ing is highly localized, was proposed as the ultimate architecture for planar Bulk
CMOS transistor scaling.
It is evident that in order to make devices smaller, junction design has become
more complex, leading to higher doping levels, shallower junctions, ”halo” dop-
ing and so forth. The formation of ultra–shallow junctions is a significant tech-
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nological challenge, particularly because low sheet resistances in the MOSFET
access region are needed for high transistor drive current. To keep these com-
plex junctions in place, the annealing steps formerly used to remove damage and
electrically active defects must be curtailed, increasing junction leakage. Heavier
doping is also associated to thinner depletion layers and more recombination cen-
ters that result in increased leakage current, even without lattice damage.
Subthreshold leakage (including subthreshold conduction, gate–oxide leakage and
reverse–biased junction leakage), which was ignored in the past, now can con-
sume up to half of the total power consumption of modern high–performance
VLSI chips [9].
• Increased parasitic resistances: one of the key obstacles to effective device scal-
ing is the increasing extrinsic resistance of transistors. Historically, the main com-
ponents of this parasitic resistance consisted of channel, junction, and silicide–to–
junction contact resistance components. However, as device dimensions approach
the 45 nm technology node, additional parasitic components related to the contact
resistivity start to influence the circuit performance increasingly [10].
• Lower output resistance: for analog operation, good gain requires a high MOS-
FET output impedance, which is to say, the MOSFET current should vary only
slightly with the applied drain–to–source voltage. As devices are made smaller,
the influence of the drain competes more successfully with that of the gate due
to the growing proximity of these two electrodes, increasing the sensitivity of the
MOSFET current to the drain voltage. To counteract the resulting decrease in out-
put resistance, circuits are made more complex, either by requiring more devices,
for example the cascode and cascade amplifiers, or by feedback circuitry using
operational amplifiers.
• Lower transconductance: the transconductance gm of the MOSFET determines
its gain and is proportional to hole or electron mobility, µ. As MOSFET size
is reduced, the fields in the channel increase and the dopant impurity levels in-
crease. Both changes reduce the carrier mobility, and hence the transconductance.
As channel lengths are reduced without a proportional reduction of drain voltage,
raising the electric field in the channel, the result is velocity saturation of the car-
riers, limiting the current and the transconductance (under the assumption, valid
for ”long devices”, of diffusive transport characterized by µ).
• Interconnect capacitance: traditionally switching time was roughly proportional
to the gate capacitance of gates. However, with transistors becoming smaller and
more transistors being placed on the chip, interconnect capacitance (that is the
capacitance of the wires connecting different components of the chip) is becoming
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a large percentage of capacitance. Signals have to travel through the interconnect,
which leads to increased delay and lower performance.
• Heat production: the ever–increasing density of MOSFETs on an integrated cir-
cuit is creating problems of substantial localized heat generation that can impair
circuit operation. Circuits operate slower at high temperatures, and have reduced
reliability and shorter lifetimes. Heat sinks and other cooling methods are now re-
quired for many integrated circuits including microprocessors. Power MOSFETs
are at risk of thermal runaway. As their on–state resistance rises with temper-
ature, if the load is approximately a constant–current load then the power loss
rises correspondingly, generating further heat. When the heat sink is not able to
keep the temperature low enough, the junction temperature may rise quickly and
uncontrollably, resulting in destruction of the device.
• Process variations: with MOSFETS becoming smaller, the number of atoms in
the silicon region that determines many of the transistor’s properties is becoming
smaller, with the result that control of dopant numbers and placement is more er-
ratic [11]. During chip manufacturing, random process variations affect all transis-
tor dimensions: length, width, junction depths, oxide thickness and so forth, and
become a greater percentage of overall transistor size as the transistor shrinks. The
transistor characteristics become less certain, more statistical. The random nature
of manufacture means we do not know which particular example MOSFETs ac-
tually will end up in a particular instance of the circuit. This uncertainty forces a
less optimal design because the design must work for a great variety of possible
component MOSFETs.
It is evident that the challenges related to scaling electron devices to the nanometric
scale are impressive, and many serious problems are expected if scaling is to be pursued
until its atomic limits.
With the progressive externalization of production tools to the suppliers of special-
ized equipment, the need arose for a clear roadmap to anticipate the evolution of the
market and to plan and control the technological requests of IC production. The Interna-
tional Technology Roadmap for Semiconductors (ITRS) is a set of documents produced
by a group of semiconductor industry experts and updated every 2 years. These experts
are representative of the sponsoring organizations which include the Semiconductor In-
dustry Associations of the US, Europe, Japan, Korea and Taiwan. This documents rep-
resent best opinion on the directions of research into the development of semiconductor
industry, including time–lines up to about 15 years into the future; the ITRS involves
areas of interest as photolitography, assembly and packaging, modeling and simulation,
emerging devices and materials, and more.
The scenario outlined by the ITRS for the forthcoming technological nodes (TN) shows
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that it will be extremely difficult for Bulk MOSFET technology to meet industry speci-
fied performance targets, because there is a increasing consensus in the scientific com-
munity that the conventional Bulk architecture may soon reach its scaling limit.
In order to overcome these limitations, to continue channel length scaling and therefore
sustain the performance trend, many solutions have been proposed and are currently
under investigations. The most important innovations that have been suggested regard:
• transistor structure: Ultra–thin (UT) Silicon–On–Insulator (SOI) MOSFETs are
an attractive option for device scaling because they can effectively reduce the SCE
and eliminate most of the leakage paths [12]. SOI technology and novel device
architectures will be detailed in Section 1.4.
• mobility enhancement techniques: mobility enhancement is an attractive option
because it can potentially improve device performance beyond any of the benefits
resulting from device scaling. The two main approaches being pursued are strain
engineering (both process– and substrate–induced) and orientation effects.
Strain effects induced during the fabrication process can increase the channel mo-
bility; both tensile and compressive stresses can be introduced in any one of three
dimensions by process techniques. On one hand, technology scaling will reduce
the space available to introduce stress. On the other hand, a larger area will be un-
der higher stress in shorter channel lengths in scaled technology. The scalability
of local strain is one of the most important topics for future CMOS performance.
Inversion layer mobility depends on surface orientations and current flow direc-
tions. For p–channel MOSFETs, hole mobility is 2.5 times higher on (110)–orien-
ted surfaces compared with that on standard wafers with (100) surface orientation.
However, electron mobility is the highest on (100) substrates. In order to fully ex-
ploit the advantage of carrier mobility dependence on surface orientation, new
3–D technologies to fabricate CMOS on hybrid substrates with different crystal
orientations have been developed, with the channel of nFETs on Si with (100)
surface orientation and pFETs on (110) surface orientation.
• gate stack engineering: as mentioned in Section 1.3, starting from the 65 nm
technologica node the gate leakage current, due to the tunnel effect of the car-
riers through the thin gate oxide, has been a major issue. In order to alleviate this
undesired phenomenon, a possible solution could be to increase the gate capaci-
tance for a fixed dielectric thickness by using alternative gate–dielectric materials
with permittivities higher than that of SiO2 (referred to as high–k oxides). By re-
placing the conventional SiO2–based dielectric with a thicker insulator featuring
a higher dielectric constant, it is possible to reduce the quantum tunneling cur-
rent through the dielectric between the gate and the channel [13]. After almost a
decade of intense research on different high–k alternatives, the family of hafnium
oxide (HfO2)–based materials has emerged as the leading candidate to replace
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SiO2 gate dielectrics in advanced CMOS applications [14]. In 2007 for the first
time transistors for the 45 nm TN featuring high–k oxide and metal gate have
been incorporated in an high–volume manufacturing process [15].
On the other hand, CMOS process compatibility and reliability are major issues
for almost all known high–permittivity gate dielectrics; furthermore, the barrier
height of high–k insulators, that is the difference in conduction band energy be-
tween the semiconductor and the dielectric (and the corresponding difference in
valence band energy), strongly affects leakage current level. For many alterna-
tive dielectrics this value is significantly lower than that one of Silicon dioxide,
tending to increase the tunneling current, and therefore somewhat reducing the
advantages of higher dielectric constant.
The use of metal gate electrodes, which eliminates poly–Si depletion, and the use
of stacks composed by metal gate/high–k dielectric, can result in aggressive sca-
ling. In order to achieve appropriate Vt it is essential to use metal gates with a
near–band–edge work function for conventional planar MOSFETs. Research on
band–edge dual work function metal gate electrodes has been gaining momen-
tum, as conventional gate stacks run out of steam for sub–65 nm technologies.
However, the most critical challenge that remains for metal gate/high–k stacks is
the Vt stability of metal gates when in contact with Hafnium–based dielectrics.
• novel contact technology: as mentioned in the previous section, one of the key ob-
stacles to device scaling is the increasing extrinsic resistances of transistors. From
this point of view, a strong effort is being performed by the scientific community
who is exploring solutions such as novel silicides, innovative design for the source
and drain extension regions (Raised S/D), or low–resistance filling materials for
the contacts.
• source and drain engineering: alternative materials are adopted in the source/drain
regions, featuring band–gap different from that of silicon. This approach will be
largely discussed in Section 3.1 because is the core topic of the first part of this
thesis work.
1.4 Silicon–On–Insulator Technology
As discussed in Section 1.3, scaling trends will make in a very near future the con-
ventional Bulk transistor obsolete, and structures alternative to Bulk architecture are
thoroughly studied.
A first approach could be represented by the Silicon–On–Insulator Technology, in which
the device is not build directly on the silicon substrate. SOI technology refers to the
use of a layered silicon–insulator–silicon substrate in place of conventional silicon sub-
strates in semiconductor manufacturing to reduce parasitic device capacitance and there-
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fore improve performance. SOI–based devices differ from conventional silicon–built de-
vices in that the silicon junction is above an electrical insulator, typically silicon dioxide.
Since the first commercially viable implementation of SOI, announced by IBM in Au-
gust 1998, many methods to build silicon layers on SiO2 Buried Oxide (BOX) have been
proposed: SIMOX technology (Separation by IMplantation of OXygen), wafer bonding
methods (such as SmartCut R© from SOITEC, NanoCleave R© from Silicon Genesis corpo-
ration or ELTRAN R© from Canon) or finally seed methods. A successful semi–automatic
microprocessor design migration, from planar to a double–gate FinFET design transla-
tion, has already been reported [16].
A MOS transistor designed on an SOI substrate has a cross–section like the one in
Fig. 1.4. The main differences with respect to the conventional Bulk transistor presented
in Fig. 1.2 are:
• the vertical isolation protects the active region from many parasitic effects like
radiation–induced photo–currents and latch–up;
• the isolation reduces the parasitic capacitances and leakage currents of the pn junc-
tions;
• the lateral inter–device isolation in the SOI case provides very good isolation.
Starting from an SOI wafer, many different types of MOS transistor can be obtained.
The first classification is between the planar Single–Gate (SG) SOI MOSFET, and the
Multiple–Gate SOI MOSFETs (also referred as MugFETs). While SG devices have
already found a commercial application, MugFETs are still confined in the research
area.
The planar Single–Gate SOI MOSFETs can be further classified into two categories:
• Partially–Depleted (PD): if the active silicon body is thick enough to contain
completely the depletion region in strong inversion;
• Fully–Depleted (FD): if the thickness of the active area tSi is smaller than the
depletion layer width in inversion and therefore the depletion region reaches the
top of the buried oxide. The depths of the source and drain diffusions are limited
by tSi as well, which is a critical parameter for such devices.
At the moment all the integrated circuits on SOI wafers use the Partially–Depleted struc-
ture because the technological process to create a relatively thick body is much easier.
The design rules of a PD–SOI MOS transistor are not very different from the Bulk case
and the scaling rules are almost the same, for example the doping concentration of the
body must be increased while decreasing the gate length LG in order to control the SCE.
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On the contrary, the FD–SOI MOSFET is quite different from the Bulk transistor,
and it is attractive for many reasons. The main issues about the use of an ultra thin
silicon body are:
1. very large mobility, due to undoped silicon body. Unfortunately this advantage
is reduced by the use of a thin silicon layer that enhances the source/drain series
resistances and degrades mobility [17]. This is why such architectures normally
feature re–grown S/D (silicon is thicker outside the gate areas)[18];
2. the threshold voltage Vt depends on the depletion charge; due to small tSi, this
charge is low and Vt is low as well, unless NA is further increased. A possi-
ble solution available for the designers is to increase the gate work–function, by
adopting, for example, metal gates [19];
3. the back–oxide thickness tBOX is an important parameter to set the subthreshold
behavior: it is necessary to have tBOX ≫ tSi , tOX or the subthreshold slope S of
long channel devices could be too large;
4. if a large NA is adopted in order to control SCE, the mobility is degraded; more-
over the device becomes more sensitive to the dopant fluctuations [20].
Even if SCE are detrimental in short–channel devices with undoped body, this effect can
be kept under control by adopting an adequate tSi, designed with appropriate scaling
rules. Many LG–tSi relations have been proposed [21], [22]. Following [23] the body
thickness should be chosen
6δ < LG < 8δ where δ =
√
εSitSitOX
εOX
(1.2)
εSi and εOX being the dielectric permittivities of silicon and of the gate oxide, respec-
tively. It can be shown that, for gate length shorter than 50 nanometers, a body thickness
smaller than 10 nm is required. The creation of such ultra small tSi is still a major tech-
nological problem because of the difficult reproducibility of silicon films with the same
small thickness.
Concerning multiple–gate devices, between the MugFETs it is possible to distin-
guish:
• Planar Double–Gate (DG) transistors (see Fig. 1.4): they use conventional planar
manufacturing processes to create double–gate devices. In planar DG transistors
the channel is sandwiched between two independently fabricated gate/gate oxide
stacks. The primary challenge in fabricating such structures is achieving satisfac-
tory alignment between the upper and lower gates [24];
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Figure 1.4: 2–D cross–section of a typical planar SOI transistor. The case presented is a n–
channel MOSFET, and the figure is not drawn to scale. A thick buried oxide sep-
arates the active area from the silicon layer. The dashed–contoured region inside
the BOX represents the second gate in the case of a planar Double–Gate transistor.
The Bulk contact is called also substrate contact.
• FinFETs: non–planar transistor built on an SOI substrate (see Fig. 1.5). The dis-
tinguishing characteristic of the FinFET is that the conducting channel is formed
in a thin silicon ”fin”, which forms the body of the device and is covered by the
gate stack on three sides (see Fig. 1.5). The fin is characterized by two main design
parameters: its width Wfin and its height Hfin.
Fig. 1.4 shows a schematic structure of planar Single– and Double–Gate SOI MOSFET,
whereas Fig. 1.5 presents a simple sketch of a trigate FinFET. MugFETs family includes
other kinds of multi–gate transistors, as Gate–All–Around FETs or Omega–FETs, that
anyway are not the subject of this thesis work. All the MugFETs take advantage of the
fully depleted behavior, and the FD concepts that have been presented for the Single–
Gate transistor can be extended to the case of multiple–gate architectures; moreover,
the FD operating mode has found an interesting application in the case of MugFETs
because the presence of more gate contacts relaxes the LG–tSi relationship dictated by
short channel effects and permits the use of thicker bodies. The control of the electro-
static potential within the body by the gate voltage is greatly enhanced and the short–
channel effects are reduced in comparison with single–gate devices. The Double–Gate
SOI MOSFET is the most common example of multiple–gate transistor and the research
about it has increased in the last years. Like the SG MOSFET, the thickness of the active
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Figure 1.5: 3–D sketch of a typical FinFET, the figure is not drawn to scale. The most important
geometrical parameters are reported. Metal gate and contacts are not drawn: only
their interfaces to silicon are presented (grey shadowed regions).
area (film thickness tSi in the case of planar DG device or fin width Wfin in the case
of DG FinFET) is a dominant parameter. Following again [22] the expression for the
characteristic length for short channel effects is:
δ =
√
εSitSitOX
2εOX
(1.3)
Comparing 1.2 and 1.3 it can be demonstrated that, for the same gate length and the
same oxide thickness, the DG transistor can have a larger tSi than the SG case. This
is positive from the point of view of the technological process and guarantees a better
scalability. Moreover the thicker body reduces the series resistances that are detrimental
in the short–channel SG devices.
From the point of view of current drive, the double–gate transistors can exhibit a drain
current IDS and transconductance gm about twice the values of a SG transistor with the
same area occupation, because of the two channels in parallel. The DG transistor also
has some peculiar mobility enhancements:
1. Increase in the mobility when the channel is in moderate inversion due to vol-
ume inversion [25]. The name comes from the fact that the inversion charge is
not concentrated at the two Si–SiO2 interfaces but is distributed over the entire
silicon layer or fin thickness. This a well–known advantage of the double–gate
configuration;
2. higher surface roughness limited mobility. In fact, for fixed inversion charge, the
DG case features a smaller effective field than the SG case [26].
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The FinFET device has still many technological problems to solve, mainly related to its
non–planar process and layout. The vertical dimension is the fin heightHfin and it plays
the role of the width W for the planar MOSFET. Because it is not possible to build thin
fins taller than about 100 nm, many FinFETs must be connected in parallel to obtain a
relevant drain current.
While the research is advancing, the DG technology is more and more optimized. Many
solutions under study for advanced SG devices, like metal gates, are going to be used in
the DG case too. According to the current ITRS predictions, the Double–Gate technol-
ogy may enter production in 2012.
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Chapter 2
Simulation of electron devices
The aim of this chapter is to give some basics about the numerical simulation of electron
devices as well as the most important details regarding the simulation tools that were
used for this thesis work. First of all, we present the Boltzmann transport equation for
transport in semiconductor devices, the drift–diffusion method and the electro–thermal
method, and we give some details about the commercial simulation software that we
adopted, Sentaurus from Synopsys [27]. Then a brief overview on a statistical approach
largely adopted to study the carrier transport in electron devices, called Monte Carlo
method, is given,
2.1 The Boltzmann transport equation
In order to evaluate the behavior of the carriers inside a semiconductor device we need
to compute the distribution function F(~r, ~p, t). The distribution function depends on
the carrier momentum, carrier position and time and assumes values between 0 and 1.
Fd~rd~p describes the probability to find an electron/hole in a certain position ~r with
momentum ~p at the instant t, and it is solution of the Boltzmann Transport Equation
(BTE):
∂F
∂t
= −∇~r ·
(
d~r
dt
F
)
−∇~p ·
(
d~p
dt
F
)
+
(
∂F
∂t
)
C
(2.1)
The BTE represents a charge balance inside an elementary volume in the space (~r,~p).
The first and second term in the right–hand side (RHS) of Eq. 2.1 are the net flux of F in
the ~r and ~p space, respectively. The third term describes the collisions due to perturba-
tions of the carrier motion caused by the interactions with semiconductor lattice. These
interactions are called scattering events and the collision term can be expressed as
(
∂F
∂t
)
C
=
∫
~p
[S (~r, ~p′, ~p)F (~r, ~p′, t)− S (~r, ~p, ~p′)F (~r, ~p, t)] d~p′ (2.2)
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where S(~r, ~p, ~p′) is the probability of the collision event changing the electron momen-
tum from ~p′ to ~p.
It is possible to rewrite Eq. 2.1 by considering that
d~r
dt
= ~v
and
d~p
dt
= −q~E
and by moving every term to the left hand side of the equation, with exception to the
collision term:
∂F
∂t
+ ~v · ∇~rF + q~E · ∇~pF =
=
∫
p′
{S(~p′, ~p)F(~r, ~p′, t)[1− F(~r, ~p, t)]− S(~p, ~p′)F(~r, ~p, t)[1− F(~r, ~p′, t)]}
(2.3)
where ~v is the group velocity, ~E is the electric field and q is the fundamental electronic
charge.
The BTE is valid within the semi–classical approach, which assumes a classical descrip-
tion of the particle, while the scattering rates are calculated by quantum mechanics. The
closed form solution of the BTE is particularly difficult even for the case of simple de-
vice geometries, mainly due to the form of the collision term: in the complete case, the
BTE is a function of seven variables (time, three components of ~r and three components
of ~p).
There are two main methods for the solution of 2.1:
• approximated methods, where a set of simpler equations is derived from the BTE
and then solved;
• direct methods, which need complex numerical calculations
The first approach includes the well–known ”moments method” which is described next;
the second one includes the statistical Monte Carlo approach.
2.2 The moments method
The moments method is based on:
• Reduction of the number of dimensions of the unknown variables. For this pur-
pose the function F is replaced by its statistical moments;
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• strong approximation of the collision term which is described by a single param-
eter τ . This parameter represents the characteristic time needed by the system to
return to equilibrium.
In this simplified approach, the collision term present in the RHS of Eq. 2.1 can be
written as (
∂F
∂t
)
C
≃
Feq − F(~r, ~p, t)
τ
(2.4)
where Feq indicates the distribution function in the equilibrium conditions, and τ is a
microscopic relaxation time.
It is useful to express the distribution function in terms of velocity instead of momen-
tum, because this approach facilitates the calculations of electrical currents. In equilib-
rium conditions, if we neglect the Pauli’s exclusion principle, the Maxwell–Boltzmann
distribution function should be adopted:
Feq(~r, ~v) = n(~r)
(
2πkBTo
m∗
)−3/2
exp
(
−
m∗ | ~v |2
2kBTo
)
(2.5)
where n(~r) is the carrier concentration, To is the lattice temperature, kB is the Boltz-
mann constant and finally m∗ is the effective mass. The main feature of Eq. 2.5 is to
have spherical symmetry in ~v with respect to the origin. The adoption of this Maxwell–
Boltzmann distribution function is justified in equilibrium condition and in the absence
of degeneracy.
The objective of the moments method is to reduce the dimensionality of the mathemat-
ical problem, and to obtain a system of equations where the statistical moments of the
BTE appear. A first example of the moments methods is the drift–diffusion (DD) model.
In order to reduce the number of dimensions, it is necessary to eliminate the depen-
dence of BTE on ~p. The dependence of the momentum ~p is eliminated by evaluating the
statistical moments of the distribution function up to a given order.
Zero–order moment : It is given by∫
~p
F(~r, ~p, t)d~p = n(~r, t) (2.6)
where n(~r, t) is the number of carriers in a volume d~r at a certain instant t. If we
integer the first member of Eq. 2.1 over ~p, we can obtain1:∫
~p
∂F
∂t
d~p =
∂
∂t
∫
~p
Fd~p =
∂n
∂t
(2.7)
1In the following, two notations will be used indifferently:
d~p = dpxdpydpz = d
3p
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First–order moment : 〈~v〉 is the average velocity of the carrier population obtained by
averaging the group velocity according to
〈~v〉 =
∫
~p
~vGFd
3p∫
~p
Fd3p
(2.8)
where ~vG is the group velocity. From 2.6 and 2.8 we obtain∫
~p
~vGFd
3p = n(~r, t)〈~v〉 (2.9)
Second–order moment : 〈v2〉 is the mean squared velocity, defined as
〈v2〉 =
∫
~p
v2GFd
3p∫
~p
Fd3p
(2.10)
〈v2〉 is related to the kinetic energy of the carriers.
Higher–order moments can be obtained but the most common methods for solving the
BTE consider only low–order functions. In particular the drift–diffusion model uses
only the moments above, as we will describe in the next section.
2.2.1 The drift–diffusion model
The drift–diffusion model (DD) is the most popular approximated method to solve the
Boltzmann transport equation. It is widely diffused in commercial device simulation
tools.
In modern devices the quantum effects and many non–local effects (like hot–carriers
and velocity overshoot) are difficult to track with the approximated methods. However
the drift–diffusion model can be calibrated to improve its accuracy in the short–channel
regime. This characteristic, together with its robustness and efficiency, explains its suc-
cess.
This model involves three variables: electron concentration n, hole concentration p
and electric potential φ. The mathematical system to solve includes five equations which
are briefly described in the following paragraphs, without including the mathematical
derivation from the BTE.
Poisson equation
It is the simplest equation of the drift–diffusion model and is the master equation of
any electrostatic problem. It follows from Maxwell’s equations under quasi–stationary
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hyphotesis. For a silicon volume with both a donor dopant (concentration ND) and ac-
ceptor dopant (concentration NA), the equation is expressed as
∇2φ = −
ρ
ε
= −
q
ε
(ND −NA + p− n) (2.11)
where φ is the electric potential, ε is the dielectric permittivity of the material, p is the
holes concentration and n the electrons concentration.
Charge continuity equations
The charge continuity equation for electrons obtained as the 0th order moment of the
BTE reads:
∂n
∂t
=
1
q
∇ · ~Jn + G− R (2.12)
where ~Jn = −qn~vavg is the electron current density, ~vavg is the average velocity. The
last term, G−R, substitutes the collision term of the BTE, and is the difference between
the generation and recombination function. These functions represent the electron–hole
pairs that are generated and recombinated in the volume unit and time unit.
In the case of holes, the charge continuity equation is
∂p
∂t
= −
1
q
∇ · ~Jp + G−R (2.13)
Current density equations
Equations 2.12 and 2.13 require two additional constitutive relations for the density
currents ~Jn and ~Jp. Here we consider a simple steady–state 1D case, for which the BTE
can be written as
qEx
m∗
dF
dx
+ vx
dF
dx
=
Feq − F(vx, x)
τ
(2.14)
where Ex is the electric field along the x axis and the generation–recombination term
is expressed using approximation 2.4. The current density can be expressed from the
first–order moment of the BTE (2.14) as
J(x) = q
∫
vxF(vx, x)dvx = q
qτ
m∗
Exn(x)− qτ
dn
dx
〈v2〉 (2.15)
In Eq. 2.15, the second–order moment is evident in the last term. This quadratic depen-
dence on vx is simplified by approximating the average kinetic energy with the average
thermal energy. This approximation assumes that carrier temperature is in equilibrium
with the silicon lattice, and no hot–carriers effects are present. Thus, for the 1D carrier
gas, we obtain
1
2
m∗〈v2〉 =
1
2
kBT ⇒ 〈v
2〉 =
kBT
m∗
(2.16)
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Then we introduce the concept of mobility
µ =
qτ
m∗
(2.17)
and the diffusion coefficient by using the Einstein’s relation
D =
µkBTo
q
(2.18)
The final expressions of the electron/hole current densities are
Jn = qn(x)µnEx(x) + qDn
dn
dx
(2.19)
Jp = qp(x)µpEx(x)− qDp
dn
dx
(2.20)
The drift–diffusion model is composed of equations 2.11, 2.12, 2.13, 2.19 and 2.20.
This set of equations must be solved over the entire MOSFET under appropriate bound-
ary conditions to obtain the potential φ and the charge densities n and p.
2.2.2 The thermodynamic model
The thermodynamic model (also named non–isothermal model, or electro–thermal mo-
del) extends the drift–diffusion approach to account for electro–thermal effects, under
the assumptions that the charge carriers are in thermal equilibrium with the lattice.
Therefore, the lattice temperature and the carrier temperature are described by a single
temperature T , that in this case is not constant throughout the whole simulated structure.
The thermodynamic model is defined by the basic set of partial differential equations
already presented in Section 2.2.1: the Poisson equation 2.11, the electron continuity
equation 2.12 and the hole continuity equation 2.13 with non uniform T . Eq. 2.19 and
Eq. 2.20 can be rewritten as a function of the electric potential φ:
Jn = −qn(x)µn
∂φ(x)
∂x
+ qDn
dn
dx
(2.21)
Jp = −qp(x)µp
∂φ(x)
∂x
− qDp
dn
dx
(2.22)
The electron current density 2.21 and the hole current density 2.22 are generalized to
include the temperature gradient as a driving term:
Jn = −qn(x)µn(
∂φ(x)
∂x
+ Pn
∂T
∂x
) + qDn
dn
dx
(2.23)
Jp = −qp(x)µp(
∂φ(x)
∂x
+ Pp
∂T
∂x
)− qDp
dn
dx
(2.24)
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where Pn and Pp are the absolute thermoelectric powers. Moreover, the thermodynamic
model includes the lattice heat flow equation:
c
∂T
∂t
−∇ · kT = −∇ · [(PnT + φn) ~Jn + (PpT + φp) ~Jp]−
− (EC +
3
2
kBT )∇ · ~Jn − (EV −
3
2
kBT )∇ · Jp + qR(EC − EV + 3kBT )
(2.25)
where k is the thermal conductivity and c is the lattice heat capacity; EC and EV are the
conduction and valence band energies, respectively, and R is the recombination rate.
2.3 The Monte Carlo method
As we have already mentioned in Section 2.1, the Boltzmann transport equation is dif-
ficult to solve, so that a solution is usually found by using the approximated methods.
An alternative way is based on direct methods, like the Monte Carlo approach, based on
statistical calculation using random or pseudo–random numbers.
In its present form, the method is attributed to Fermi, Von Neumann and Ulam, who
developed it for the solution of problems related to neutron transport [28, 29]. The MC
method is currently adopted in a large number of applications, that include physical sci-
ences (as physical chemistry, quantum chromodynamics or molecular dynamics), math-
ematics (it is useful to obtain numerical solutions to problems which are too complicated
to solve analytically), finance and business.
Concerning the application of this method to carrier transport in semiconductor devices,
historically the MC simulators were first used to study high–field effects in MOS tran-
sistors and transport in III–V devices, which already featured non stationary transport
effects for micron and sub–micron gate lengths [30]. Now, this simulation approach
is still used in short–channel devices because it can describe the transport within the
channel more accurately than the drift–diffusion model. Quasi–ballistic transport, com-
plex scattering models and carrier energy distribution can be properly simulated with
the MC method. In this section, we present its basics; in Chapter 3 we will give more
details about the MC simulator adopted in this work, as well as a wide description of
the modifications that have been brought to the code in order to simulate semiconductor
band–gap discontinuities.
2.3.1 Basic concepts of a Monte Carlo Device Simulation
The Monte Carlo method applied to electron transport in semiconductors simulates the
motion of all particles inside a lattice, under the effect of a force ~F given by the presence
of an electric field ~E and of perturbations (also called scattering events or collisions).
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The time between two successive collisions (named carrier free–flight) and the scatter-
ing events are selected stochastically based on appropriate probabilities. The duration
of a scattering event is usually negligible with respect to the flight duration, so it is
considered istantaneous. In the most general case, the motion of the carriers during the
free–flight is determined by the following equations:
d~r
dt
=
1
~
∇~k
[
Eν(~k)
]
(2.26)
and
d~k
dt
=
q
~
∇~rφ(~r) = −
q~E(~r)
~
=
~F (~r)
~
(2.27)
where
• q is the magnitude of the electron charge,
• ~r is the electron position vector,
• ~k is the electron wavevector,
• φ(~r) is the electrostatic potential at the position ~r,
• ~E(~r) is the electric field at the position ~r,
• ~F (~r) is the force induced by the electric field at the same position and
• Eν(~k) gives the electron kinetic energy of band ν as a function of ~k.
The E–~k relation is called dispersion relation and it takes into account the energy band–
structure of the silicon lattice. A key advantage of the MC method is the possibility to
include realistic models for the dispersion relation, based on look–up tables and ob-
tained, for example, from the local empirical pseudopotential approach of Cohen and
Bergstresser [31]. Because this characteristic permits a proper treatment of carriers with
large energies and velocities, the analysis of highly out–of–equilibrium transport is one
of the best field of application of the MC method.
However, this full–band approach is complex and it involves a large appetite in terms
of computational resources, much larger than in deterministic methods as the drift–
diffusion one. This aspect is unwelcome in a engineering context, and precludes direct
application of the model to engineering device design, therefore simplyfied models are
adopted. As an example, near the conduction and valence bands minima the dispersion
relation is often approximated by a parabolic relationship between the energy E and the
wavevector ~k:
E(~k) = ±
~
2k2
2m∗
being k =| ~k | (2.28)
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where the positive sign is for the conduction band and the negative sign is for the valence
band, and m∗, defined as
1
m∗
≡
1
~2
∂2E(~k)
∂k2
is the effective mass of the particle. The energy zero is taken at the band extrema, so
E(~k) represents the carrier’s kinetic energy. Since ~2k2 can be shown to be the electron’s
momentum ~p, from Eq. 2.28 the energy and momentum are related as they are for a free
electron, so that Eq. 2.26 and Eq. 2.27 can be rewritten as:
d~r
dt
= ∇~p [E(~p)] = ~v (2.29)
d~p
dt
= (−q)~E = ~F (2.30)
See [32] for a more exhaustive overview on quantum mechanics.
The force ~F accelerates the carrier, thus increasing its energy E and momentum ~p.
The movement is stopped at a certain instant by a perturbation. The time between two
perturbations defines the duration t of the free–flight, during which Eq. 2.29 and 2.30
are integrated for evaluating the variation of ~r and ~p:
~r(t) = ~r(0) +
∫ t
0
~v(t′) dt′ (2.31)
~p(t) = ~p(0) +
∫ t
0
~F (t′) dt′ (2.32)
At the end of a free–flight, the position and momentum of the particle are updated.
As an example, we can refer to an electron that has moved in a three–dimensional
lattice under the influence of a constant electric field directed along the z axis. After
moving for a time t under the influence of the field, the electron’s momentum and posi-
tion are obtained from Eq. 2.29 and 2.30:
px(t) = px(0) (2.33)
py(t) = py(0) (2.34)
pz(t) = pz(0) + (−q)Ezt (2.35)
x(t) = x(0) +
px(0)
m∗
t (2.36)
y(t) = y(0) +
py(0)
m∗
t (2.37)
z(t) = z(0) +
(
E(t)− E(0)
(−q)Ez
)
(2.38)
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where the second term on the RHS of Eq. 2.38 is due to the fact that vz = ∂E/∂pz
(from Eq. 2.29) and ∂pz/∂t = (−q)Ez (from Eq. 2.30), and therefore∫ t
0
vz(t
′)dt′ =
∫ t
0
∂E
∂pz
dt′ =
∫ t
0
∂E
−qEz
=
E(t)− E(0)
(−q)Ez
In Eq. 2.36, 2.37 and 2.38 we have used a parabolic relation between the energy E
and the momentum ~p
E(t) =
p2(t)
2m∗
(2.39)
The determination of the free–flight tFF is a very difficult task because it depends on
the scattering rate Γ which is the frequency of collisions: the higher the frequency, the
shorter the time τ = 1/Γ between two collisions, which is the duration of the free flight.
The rate Γ is a function of the scattering probability S, which always depends on the
final energy E(tFF ). Collisions can be due not only to lattice vibrations (phonons), but
also to the ionized impurities, to the roughness of the Si–SiO2 interface, to the other
carrier (plasmons). If more sources of perturbation are involved, the total collision rate
is
Γ(E) =
k∑
i=1
Γi(E) =
k∑
i=1
1
τi(E)
(2.40)
where the sum is done over all sources of scattering.
In order to overcome the difficulties related to the calculation of tFF , a constant Γ
scheme is adapted. For a given constant rate Γ = Γ0, it can be shown that the dura-
tion of the free–flight is given by
tFF = −
1
Γ0
ln(rc), (2.41)
where rc is a casual number uniformly distributed between 0 and 1.
Once tFF is found from Eq. 2.41), the simulation of the particle free–flight can proceed
as follows:
1. the movement of the particle is evaluated from Eq. 2.29 and Eq. 2.30 while the
final momentum and position are updated using expressions similar to Eq. 2.33–
2.38;
2. we need to find which source of scattering has caused the end of the free flight.
From the knowledge of E(tFF ), we can calculate Γi(E(tFF )) = 1/τi(E(tFF ))
for each type of scattering. The total scattering rate, given by Eq. 2.40, must be
lower than Γ0;
3. the rates Γi are normalized by Γ0. This will result in a scale of probability from 0
to 1 where each type of collision has a certain probability to happen;
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4. because the total rate Γ is less than Γ0, a certain range of the probability scale
does not correspond to any type of collision. This is treated as a new scattering
mechanism, denoted as self–scattering;
5. a random number is mapped on the probability scale and identifies the collision
event that stopped the flight. If a real collision has happened, the state (E, ~p) of
the particle is updated following the model of the right scattering source. If self–
scattering has happened, the state of the particle remains the same as at the end of
point 1.
The cycle is repeated over time and the state of the particle is recorded to create the
statistics of energy, velocity, etc. The simulation can be stopped after a reasonable num-
ber of steps or after the convergence has been achieved.
2.3.2 Ensemble Monte Carlo
In the previous section we have seen an example of cyclic algorithm to simulate one
particle in a semiconductor lattice under the influence of an electric field. In a device
many particles are present and must be simulated in the proper way to describe the com-
plete behavior of the device. In general, there are two types of Monte–Carlo simulation
for semiconductor devices:
ensemble : it calculates the trajectories of all particles at the same time
incident flux : it simulates one particle for a certain time, builds up the statistic and
then considers another particle.
The first approach is the most popular, so we will discuss only the ensemble Monte
Carlo.
In the ensemble MC method, the two dimensional MOSFET is divided into cells
by a numerical grid. Each cell is populated with carriers with a given charge weight,
that is the quantity of charge associated to each particle. In fact, because the number of
particles in a real device is very large, only a smaller number can be handled by the MC
code. This number must be representative of the entire carrier population. Each simu-
lated carrier has not an elementary charge q, like electrons or holes, but has a charge
Q = kq, where k can be different from one particle to the other. The new super–particle
represents the charge of many carriers. Together with k, it is necessary to set an initial
energy and momentum for each created particle. This assignment can be done by ran-
domly choosing a sample from a Maxwellian or Fermi–Dirac distribution. As a final
step the carriers must be distributed over the grid in a “smart“ way. The choice of the
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carrier distribution and of the initial electrostatic potentials is usually based on a known
solution, which is the initial condition of the MC simulation.
At this point, the simulation can start: the momentum, energy and position of all par-
ticles are traced by the techniques discussed in Sec. 2.3.1. Poisson’s equation must be
solved after each simulation step to update the electric field. At any time during the
simulation the average carrier density, velocity, energy versus position can be computed
by averaging over the particles within each cell. The whole process is repeated until
numerical convergence is achieved.
This type of simulation approach presents many issues that must be handled carefully,
like the treatment of the boundary conditions and the rules for creating the grid. The
number of particles involved in a single simulation can be very large and limits the
computational efficiency. In particular the choice of the scattering events and the calcu-
lation of the final state for all particle after each flight can add a lot of simulation time.
This last issue is the drawback of the possibility to include very complex models of
the scattering events. This is an important characteristic of the MC approach, that does
not reduce the entire analysis of the collisions to a single mobility value, like the drift–
diffusion model. This observation is a key point to understand why the Monte Carlo is
useful to study the transport in MOSFETs with very short channel length. In particular
the quasi–ballistic transport regime cannot be accounted properly in a drift–diffusion
simulation, while MC can handle particles that experience few collision events within
the channel (ballistic transport).
Part I
Band–Gap Engineering in DG SOI
MOS Transistors
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Chapter 3
Monte Carlo simulation of
heterojunctions
This chapter outlines the problem concerning the use of different semiconductor mate-
rials, the adoption of such a type of structure in microelectronics and how this problem
can be handled by simulation.
In Section 3.1 a brief description of heterojunctions is presented, as well as a typical
electron device that have been extensively explored in the past, the heterojunction bipo-
lar transistor. Then we give an overview on how this approach has been adopted in
the MOSFET case. In Section 3.2 the basics features of our Monte Carlo tool (named
Band.it) are presented; in Section 3.3 we detail the modifications that have been intro-
duced in the code in order to simulate electron band–gap discontinuities, as well as the
simulations of simplified structures that have been performed in order to validate them
in Section 3.4.
3.1 Heterojunctions and Band-Gap Engineering
Most of the transistors that are integrated in circuits currently on sale are based on sili-
con technology. This is true for MOS transistors, where source, drain and channel region
are made of silicon, as well as for older technologies as the bipolar one, where the re-
gions that characterize such a type of devices (base, emitter and collector) were made
of the same material. As we have detailed in Chapter 1, for the forthcoming technolog-
ical nodes the Bulk architecture will become inadequate to sustain the scaling trends
foreseen by the ITRS. We have already mentioned in Section 1.3 that researchers are
making a strong effort in order to detect possible ways to overcome the limitations of
the conventional silicon–based Bulk transistor, and one of them is represented by the
adoption of new technologies in order to realize the source and drain accesses. Accord-
ing to this approach the transistor could be made not only of silicon: different materials
33
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Figure 3.1: Energy bands for an uniform semiconductor. The location of the conduction band
is measured with respect to a reference level, E0, the field–free vacuum level.
may be adopted for the drain, source and channel regions.
When two different semiconductor materials are in close contact, we have a hetero-
junction (HJ). In other words, a HJ is a junction formed between two dissimilar semicon-
ductors. When the two semiconductors have the same type of conductivity, the junction
is called an isotype heterojunction; otherwise, when the conductivity types differ, the
junction is called anisotype. In the past fifty years HJ have been extensively studied,
and introduced in many important applications; among them the room–temperature in-
jection laser, light–emitter diode, photodetector and solar cell. The main feature that
characterizes a HJ with respect to a homojunction is that the materials involved have
different energy band–gap; the combination of multiple heterojunctions together in a
device is called a heterostructure, although the two terms are commonly used inter-
changeably. Even if an extensive description of HJs and of the models that have been
proposed in order to describe them is out of the scope of our work, it could be useful to
briefly explain the basic concepts needed to draw energy band diagrams for heterostruc-
ture devices.
Let’s begin by re–examining the energy band diagram for a uniformly doped, composi-
tionally uniform semiconductor as shown in Figure 3.1. The position of the conduction
band EC and the valence band EV are determined by the chemical bonding of the atoms
and can be measured or calculated by solving the Schro¨dinger equation. These energy
levels must be measured relative to some reference level, that usually is the vacuum
level E0, that is the energy of a free electron just outside the neutral semiconductor. The
electron affinity χ is the energy needed to remove from the semiconductor an electron
located at EC and make it free. The work–function φ is the distance between E0 and the
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Fermi level EF . For the case presented in Figure 3.1 we have
EC = E0 − χ (3.1)
EV = EC −EG = E0 − χ− EG (3.2)
For homostructures, the electron affinity χ and the band–gap EG are position–inde-
pendent; in the case of HJ, this statement looses validity. If we consider two different
semiconductors 1 and 2 and we keep them in close contact, it is possible to obtain
different cases:
1. the conduction and valence bands of the smaller band–gap semiconductor lie com-
pletely within the band–gap of the wider band–gap one. This possibility is illus-
trated in Figure 3.2 and it is known as type I heterojunctions. Heterojunction pairs
of III–V compounds in which either the group III or the the group V element
differ, form this type of HJ. Examples include AlAs/GaAs and GaP/GaAs HJ;
2. the conduction and valence bands of the smaller band–gap semiconductor strad-
dle the valence band of the larger band–gap semiconductor, the interface is known
as type II heterojunctions. III–V heterojunction pairs in which both the group
III and group V elements differ (e.g. GaSb/InAs) form type II heterojunctions;
examples of this type include InxGa1−xAs/GaxSb1−xAs and AlxIn1−xAs/InP sys-
tems;
3. EC of one semiconductor lies below EV of the other. In this case transport is
complicated by the fact that the electron wavefunction changes from electron–
like to hole–like as the electrons moves across the heterojunction.
The band diagrams of Fig. 3.1 and Fig. 3.2 ignore electrostatic potentials due to re–
arrangement of mobile carriers which occurs near the compositional junction after the
semiconductors are placed in contact. When this happens, electrons move from the semi-
conductor with the higher Fermi level to the other, and an electric field is produced to
balance this transfer. The band diagram for the heterojunction is deduced conceptually
just as it was for homojunctions; if we consider a type I HJ, with an n–type wider band–
gap semiconductor and a p–type smaller band–gap one (as reported in Fig. 3.2), the en-
ergy band diagram of the formed junction is reported in Fig. 3.3. Calculating the energy
band offsets for an ideal heterojunction is straightforward given the material properties
of the two materials using the Anderson’s rule (also named electron affinity rule). The
conduction band offset depends only on the electron affinity difference between the two
semiconductors:
∆EC = χ1 − χ2 = ∆χ (3.3)
then using the change in band–gap:
∆EG = EG2 −EG1 (3.4)
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Figure 3.2: Simple plot of a type I heterojunction, before the contact: the smaller band–gap
semiconductor is p–type doped and its conduction and valence band lie completely
within the band–gap of the wider band–gap one (n–type doped).
Figure 3.3: Simple plot of a type I heterojunction, after the contact. The involved materials are
the same presented in Fig. 3.2.
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The valence band offset is simply given by:
∆EV = ∆EG −∆χ (3.5)
Which confirms the trivial relationship between band offsets and band gap difference:
∆EG = ∆EC +∆EV (3.6)
In the frame of the Anderson’s idealized model these basic material parameters are
assumed unchanged when the materials are brought together to form an interface; there-
fore, the quantum size effect, defect states and other perturbations which may or may
not be the result of imperfect crystal lattice matches are disregarded. When two materi-
als are brought together and allowed to reach chemical/thermal equilibrium, the Fermi
level is constant throughout the system. Electrons in the materials leave some regions
(depletion) and build up in others (accumulation) in order to find equilibrium. When
this occurs a certain amount of band bending occurs near the interface. This total band
bending can be quantified with the built–in potential given by:
Vbi = φ1 − φ2 = (EG1 + χ1 −∆EF1)− (χ2 +∆EF2) (3.7)
where ∆EF1−EV 1 and ∆EF2 = EC2−EF2. The built–in potential gives the degree to
which band bending occurs, but tells us nothing about the details of spatial–dependence
of band–bending. In order to work–out the spatial–dependence of band–bending, we
must know the density of states and state occupation given by the Fermi-Dirac distribu-
tion.
Finally, Table 3.1 reports EG and χ for some semiconductor materials. It should be
noticed that in real semiconductor heterojunctions, Anderson’s model fails to predict
actual band offsets, because it ignores the fact that each material is made up of a crystal
lattice whose electrical properties depend on a periodic structure of atoms. This period-
icity is broken at the heterojunction interface to varying degrees. In cases where both
materials have the same lattice, they may still have different lattice constants which give
rise to crystal strain which changes the band energies. In other cases the strain is relaxed
via dislocations and other interfacial defects which also change the band energies.
A deeper and more extensive description of heterostructures theory could be found in
fundamental books on semiconductor physics as [33].
In recent years, HJ have already been exploited in the frame of bipolar technologies.
The bipolar–junction transistor (BJT) has been improved to the heterojunction bipolar
transistor (HBT): HBT technology has become an area of intense resarch in universities
and industry worldwide. The main difference between the BJT and HBT is the use of
different semiconductor materials, creating a heterojunction, because a wide band–gap
emitter is used; moreover, a compositionally graded base or a doping graded base is
used to add a drift component to the carrier transport for further improvement.
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EG [eV] χ [eV]
Si 1.12 4.01
Ge 0.66 4.13
GaAs 1.43 4.07
AlAs 2.16 2.62
GaP 2.21 4.3
InAs 0.36 4.9
InP 1.35 4.35
Table 3.1: Energy band—gap (EG) and electron affinity (χ) for some of the most important
semiconductors; data from [34].
A wider emitter layer allows the use of a lower doping concentration leading to a low
emitter region capacitance. In addition, the emitter–base band discontinuity partially
blocks the back–injection of base majority carriers into the emitter: being kB the Boltz-
mann constant and T the absolute temperature, the reduction in the reverse injection is,
in the first approximation, of the order of the exponential of the ratio of the appropri-
ate band discontinuity (valence band discontinuity∆EV for npn transistors, conduction
band discontinuity ∆EC for pnp ones) to kBT . The reduction of emitter capacitance
reduces the emitter junction charging time. In HBTs with a graded base, a drift field is
present which accelerates injected carriers from emitter to collector, reducing the base
transit time. All of the effects mentioned above enhance the current gain and the cut–off
frequency beyond those achievable with BJTs. Wide gap emitter also allows very high
base doping levels without degrading the emitter injection efficiency, so that a small
base resistance can be obtained: in this way the maximum oscillation frequency is in-
creased without degrading the current gain. Figure 3.4 shows a simple sketch of the
band diagram for an npn HBT.
Boosting superior performance over silicon bipolar transistors with its combined high
speed, high linearity, and high power requirements, the III–V HBT is fast becoming
a major player in wireless communication, for application in power amplifiers, mixers,
and frequency synthesizers. This solution can handle signals of very high frequencies
up to several hundred GHz: few years ago an HBT built from indium phosphide and
indium gallium arsenide and designed with compositionally graded collector, base and
emitter, was demonstrated to cut off at a speed of 710 GHz [35].
An extensive treatment of HBT is out of the scope of this thesis work; a detailed expla-
nation regarding such a type of devices can be found in the books of Weisbuch [36] or
Liu [37].
Recently, attempts have been made in order to replicate the HBT idea in MOSFETs:
as the carrier velocity at the source edge is limited by thermal velocity or Fermi velocity,
an application of the concept of high–velocity carrier injection in the HBT technology
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Figure 3.4: Plot of the energy band diagram for an npn HBT. It is evident how the valence
band discontinuity plays a key role in impeding the reverse injection.
Electron affinity χ [A] [B] [C]
Source χ1 Relaxed–SiGe Relaxed–Si Relaxed–Si1−xCx
Channel χ2 Strained–Si Strained–Si Si
Table 3.2: Three possible candidates of the source and channel materials for the heterojunction
source structures, satisfying the condition that χ2 > χ1 and therefore the channel
has a smaller band–gap than that of the source.
to the source/channel edge in MOSFETs can provide the breakthrough of the above
physical limitation on the carrier velocity in conventional MOSFET structures, leading
to an increase of the injection velocity and therefore of the provided current. Mizuno
and his research group proposed a novel SOI MOS structure named SHOT (Source–
Heterojunction–MOS–transistor) with an heterojunction source structure for realizing
high–velocity electron injection into the channel [38, 39, 40]. In order to realize such a
type of devices, the conduction band level of the source region has to be higher than that
of the channel, that is the source region must have an electron affinity χ smaller than the
channel one. This source band offset structure with the conduction band energy differ-
ence between the source and the channel, ∆EC , allows the injection of higher–velocity
electrons into the channel region by using excess kinetic energy due to ∆EC . Although
several HJ structures could be good candidate to satisfy this condition (see Table 3.2),
solution [A] proposed in the second column of the table (relaxed–SiGe layers as the
source and strained–Si layers as the channel) is the simplest one and the fabrication
process to realize it is the easiest one.
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3.2 The Monte Carlo tool Band.it: basic features
Band.it is a Monte Carlo simulator for the three–dimensional electron gas (3DEG), that
treats electrons in the device as a free-carrier gas. It implements the coupling between
the Monte Carlo transport and the Poisson equation through a linear coupling scheme
[41, 42]. Quantum-mechanical corrections could be introduced by the effective potential
approach proposed in [43]: the electrostatic potential is corrected in order to include the
effect of carrier quantization on the spatial distribution of the inversion charge. Its im-
plementation in the MC code is described in [44], where the authors point out that this
technique, applied to a variety of deeply scaled MOSFETs, reproduces with reasonable
accuracy integral quantities such as the total inversion charge, even if it fails to repro-
duce the concentration profile within several angstrom from the Si/SIO2 interface.
The effective potential is defined as:
Veff (x, y) =
∫ ∫
V (x′, y′)G(x′ − x, y′ − y)dx′dy′ (3.8)
where the potential energy profile V = −qφ + χ, including both the electrostatic po-
tential (φ) and the electron affinity (χ), is smoothed by a Gaussian function G(ξ, ζ); the
standard deviation of the Gaussian is chosen in order to reproduce the inversion charge
density of a coupled Schro¨dinger-Poisson solver even in devices with very thin gate
oxides and over a wide range of voltages. The initial solution of the MC analysis, is cal-
culated from the solution of a drift–diffusion simulations of the same device structure,
performed with a commercial simulation tool (Sentaurus, from Synopsys)
Besides the phonon scattering the MC code includes a model for ionized impurities
scattering, which follows the usual 3DEG formalism.
Electron-plasmon scattering inside the heavily doped regions could be included as well.
This scattering mechanism plays an important role because it thermalizes the particles
in the source and drain regions. The carrier-plasmon interaction is a very strong inelas-
tic scattering and has to be included when simulating quasi-ballistic transport, since the
amount of back-scattered carriers depends on the balance between elastic and inelas-
tic scattering. Finally a model for the surface roughness (SR) scattering is necessary,
since the mobility of MOSFETs in the ”ON” state is limited by this scattering mech-
anism. In most of the MC simulators, surface roughness scattering is usually modeled
with a specular-diffusive reflection of the particles hitting the Si–SiO2 interface, and
the percentage of diffused particles is adjusted to fit experimental data [45]. However,
the effective potential repels the carriers from the surface and almost none of them can
reach the interface; therefore the specular-diffusive approach cannot be used. As a con-
sequence, surface roughness is included as an additional scattering mechanism, whose
scattering rate is an increasing function of the effective field component normal to the
silicon–dielectric interface [46]. Bandit features an original approach to adapt the SR
scattering model for a 2D electron gas to the full–band 3D electron gas MC corrected
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by the effective potential. The scattering rate is calculated from the effective field EEFF
since, as documented in [47], the experimental mobility is an unique function of EEFF .
The details of this model can be found in [46].
The parameters of the scattering mechanism have been adjusted in order to reproduce
the universal mobility curves in unstrained silicon inversion layers [48]. This tool suffers
limitations as it does not account for the 2D–gas sub–band structure and for its effects on
the phonons and surface–roughness scattering rate. Nonetheless, since the deformation
potentials for acoustic phonons and the parameters for SR–scattering have been adjusted
in order to fit the mobility curves of both Bulk and SOI devices [17, 46, 48], reasonable
accuracy in terms of terminal-currents can be expected. Furthermore, scattering mech-
anisms that assume an increasingly important role as the silicon film thickness tSi is
scaled below 10 nm such as surface optical phonons and the effects of body-thickness
fluctuations [49] are not included. For this reason, the simulated current may be over-
estimated for ultra-thin body SOI MOSFETs. In [50] the results obtained by the MC
simulator adopted in this work have been compared with those of a MC simulator for
a 2D confined electron gas that explicitly accounts for the effects of quantization on
the dispersion relation and on the scattering rates [51]. The results of this comparison
confirm that the simulation approach adopted in this work provides terminal currents in
good agreement with the more accurate simulator for the 2D electron gas, at least for
the devices of interest in this work.
3.3 Implementation of Monte Carlo transport across het-
erojunctions
In this work the effect of band–gap discontinuity is analyzed with emphasis on the ef-
fects on microscopic quantities such as injection velocity, inversion charge in the chan-
nel and electrostatic potential profile, without considering the fact that the discontinuity
is obtained by using materials with transport properties different than those of pure Sili-
con. Although a discontinuity of semiconductor composition affect transport properties,
such effects are disregarded and we assume the transport properties of pure unstrained
silicon within the whole device.
In order to handle heterojunctions, appropriate models are needed to describe a carrier
crossing them. In particular, as we worked on n–channel devices, the modifications that
have been apported to our MC code regard only electron transport only.
We have considered two cases:
1. graded heterojunctions: the conduction band profile varies gradually from a re-
gion to another; the presence of the HJ is treated by using a quasi–field, added
during the electron free–flight to the electric field determined by the Poisson
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equation. In other words, the carriers are moved based on the conduction band
edge, instead of using only the electrostatic potential (the driving force is thus
F=−qdEC/dx). This approach has already been adopted in the past in the case
of HBTs [52, 53].
2. abrupt heterojunctions: the conduction band profile has a stepwise shape.
The case of abrupt HJ is more complicated than the graded one, and it requires different
procedures depending on the energy of the carriers involved. First of all, new features
have been added to our mesh generator, named Inband.it. It is now possible to define a
new interface (called hetero) which describes:
• orientation of the discontinuity: it is possible to define if the band–gap offset
occurs along the x–direction (direction from source to drain) or along the y–
direction (direction from the Si–SiO2 interface to the buried oxide). It should be
noticed that in the remainder of this work we will consider only the first case,
because the source/drain region are made of materials different than silicon and
therefore the discontinuity occurs only along the source–drain direction;
• position of the discontinuity: it is possible to define the exact coordinate along x–
or y–direction where the offset occurs;
• value ∆E of the offset, expressed in meV: when a carrier crosses an HJ its kinetic
energy is increased by ∆E if entering a region with larger electron affinity or is
decreased by ∆E while entering a region with lower affinity.
The treatment of abrupt HJ requires different procedures depending on the energy
of the carrier involved. Let’s start by assuming a carrier travelling in the positive direc-
tion of the x–axis, and a conduction band offset occurring along the same direction. We
name EL the initial carrier energy, that is the carrier kinetic energy before it crosses the
abrupt HJ, and ER the final carrier energy, that is the carrier kinetic energy after the car-
rier crosses it. We are using the subscripts L and R because in this example the carrier
goes from the left to the right.
If both EL and ER are lower than 75 meV, a parabolic model provides a reasonable
approximation for the band structure, so that it is possible to separate the total carrier
energy into components associated with the different transport directions. Three possi-
ble cases exist, that are described in Figure 3.5:
1. the electron enters a region with lower electron affinity and its kinetic energy
EL=~
2k2xL/(2mx) in the x–direction is larger than ∆E: in this case the particle
can enter the lower affinity region and its kinetic energy in the x–direction de-
creases by ∆E, that is ER = EL −∆E.
In this case we set kxR=
√
k2xL − 2mx∆E/~
2; ky and kz, the components in the
MC TRANSPORT ACROSS HETEROJUNCTIONS 43
E∆E ∆
E
E
L
R
(b)
(a) (c)
x
z
y
Figure 3.5: Possible cases of electrons traveling in the positive x–direction and crossing an
abrupt conduction band discontinuity.
plane normal to the direction of the motion, are not modified. This is the case (a)
in Fig. 3.5;
2. the electron enters a region with lower electron affinity, but EL<∆E; in this case
the carrier can not overcome the barrier, therefore it is reflected (kx is inverted),
and the reflection is treated as perfectly elastic; ky and kz do not change. This is
the case (b) shown in Fig. 3.5;
3. the electron enters a region with higher electron affinity; in this case it can cross
the barrier regardless of its energy, and the energy component in the x–direction
increases by ∆E, that is ER = EL +∆E.
In this case we set kxR=
√
k2xL + 2mx∆E/~
2; ky and kz are unchanged. This is
the case (c) presented in Fig. 3.5.
If one among EL or ER, or both EL and ER are higher than 75 meV, detailed full–band
effects are considered as follows:
• the total kinetic energy is increased or decreased by ∆E depending on the dif-
ferent electron affinities and on the direction of the motion, as already described
above: it the carrier enters a region with higher electron affinity, we setER = EL+
∆E, otherwise if it enters a region with lower electron affinity, ER = EL −∆E.
• The wavevector on the plane normal to the motion is conserved: if the carrier is
travelling in the x–direction, ky and kz do not change. kxR is found by searching
states in the full–band structure having kyR=kyL, kzR=kzL, total energy
ER=EL±∆E and conserving the direction of the group velocity of the incoming
electron (vG). All possible states in the first Brillouin zone (FBZ) are considered.
Due to the symmetry of the FBZ, sets consisting of either two or four values kxR
are found. Among all possible states, only those conserving the direction of vG
are considered, and one of them is selected randomly. Different approaches for
this latter selection have been tried, but no significant dependence on the specific
selection methodology has been found.
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Figure 3.6: Conduction (EC) and valence (EV ) band profiles for the simplified unidimensinal
structure that we have used to validate the code. nL is the carrier concentration in
the wide band–gap region, while nR is the carrier concentration in the small band–
gap one. The dashed line represents the graded HJ, that has been implemented
either as a quasi–electric field and as a series of 4 small abrupt HJs.
• If states satisfying the above criteria do not exist (e.g. the case (b) presented in
Fig. 3.5) the electron is reflected by an elastic process and kx is inverted.
At very large energies the conduction band features many branches making the selection
of the final state extremely complicated. For this reason, we relax the conservation of
ky and kz at energies above 500 meV (notice that only a negligible number of electrons
is concerned): the total kinetic energy is increased/decreased by ∆E, and the ~k–state
is randomly selected, with the only constraint of conserving the direction of the group
velocity of the incoming electron.
As we have seen at the beginning of this chapter, in presence of heterostructures an
energy spike arises, and electrons can normally travel through this energy barrier due
to the tunnel effect. In our work this effect is neglected, that is only the current due to
thermionic emission is taken into account, while tunnel effect is not considered. In the
case of a MOS transistor, this implies that we are considering the worst case in terms of
the provided current, because the contribution by the electrons that can enter the channel
by tunnel effect are neglected.
3.4 Model verification
In order to validate our model for HJs, we have carried out simulations of a simpli-
fied, unidimensional template structure, featuring uniform n–type doping concentration
ND=10
19 cm−3 and two symmetric conduction band offsets with the same ∆E (the
electron affinity in the center is ∆E higher than at the two ends). The valence band
has been kept constant througout the whole device. Fig 3.6 reports the conduction and
valence band profiles of the simulated structure.
First, we have run non–self–consistent simulations with a null electric field and neglect-
ing the Pauli exclusion principle. In the absence of any electric field, at the two sides
of the conduction band offsets we should have carriers concentrations nL (low affinity)
and nR (high affinity) verifying the equation nR/nL=exp (∆E/kBT ), where kB is the
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Figure 3.7: Ratio between the electron concentration at the right and left sides of a conduction
band offset with height ∆E (affinity in the right side of the structure is higher than
in the left side).
Boltzmann constant and T the lattice temperature.
When the simulation starts, electrons are uniformly distributed inside the structure. Dur-
ing the simulation they diffuse and interact with the discontinuities. When the simula-
tion stops we collect nL and nR. Results are shown in Fig. 3.7 and Fig. 3.8, considering
abrupt and graded discontinuities. The latter have been implemented either as a series of
small abrupt HJs (4 steps for each discontinuity) or as a quasi–field. In all cases nR/nL
follows what is expected from the theory. Fig. 3.7 shows the ratio nR/nL as a function
of different ∆E, while Fig. 3.8 is a plot of the carrier concentration along the device,
for an abrupt HJ and ∆E=100 meV.
On the other hand, when performing a self–consistent simulation, the electron concen-
tration tends to become equal to the doping at all points. A depletion layer forms close
to each CBO, producing an electrostatic potential drop that compensates the CBO. Typ-
ical EC and carrier profiles are reported in Fig. 3.9, for ∆E=100 meV.
∆V=∆V1+∆V2 is the built–in voltage produced by the depletion region; Fig. 3.10
shows that this built–in voltage is exactly equal to ∆E of the CBO for a wide range
of ∆E.
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Figure 3.8: Carrier concentration profile for the case ∆E=100 meV, for an abrupt HJ. The
simulation is not self–consistent.
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Figure 3.9: Electron concentration and conduction band profile along a structure featuring uni-
form doping and two abrupt HJs of amplitude ∆E and −∆E (i.e., the affinity in
the center is larger than at the sides). The simulation is self–consistent.
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Figure 3.10: Comparison between the built–in voltage ∆V=∆V1+∆V2 (see top graph in
Fig. 3.9) and the CB offset ∆E. The same structure of Fig. 3.9 is considered,
but in this case it features abrupt as well as graded HJs.
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Chapter 4
Simulation of DGSOI with
Heterojunction at Source and Drain
In this chapter we first describe the devices that have been simulated with the Monte
Carlo method in order to explore the effect of band–gap discontinuities on electron
transport. Then, we present the model that we have adopted in order to interpret the
results, and finally we discuss the results themselves.
4.1 Simulated devices
In order to accomplish the work described in this section, we have considered as ref-
erence device a double–gate SOI MOSFET. The main geometrical and electric charac-
teristics are listed in Table 4.1. It should be noted that the reported values refer to the
reference case, that is the DG MOSFET without any band–gap discontinuity.
The adopted transistor features an abrupt junction between the n–type source/drain re-
gions and the p–type channel; moreover the overlap length between the gate and the S/D
region is set to 1 nm for all the considered devices. The gate oxide is a pure SiO2 dielec-
tric; the gate work–function φG and the channel doping concentration NCH have been
selected in order to have a leakage drain current IOFF equal to 100 nA/µm, in agreement
with what is expected by the ITRS. The high ratio between the gate length LG and the
silicon film thickness tSi guarantees a strong immunity to short channel effects, so that
the drain–induced barrier lowering is very small (40 mV/V) [54].
Concerning conduction band–gap offsets (CBO), both abrupt and graded heterojunc-
tions have been considered. A description of the different types of discontinuities and
of the methods adopted to simulate them can be found in Section 3.3. A simple sketch
of the simulated device is presented in Figure 4.1; in the lower part of the figure the
conduction band EC is shown, with both abrupt and graded discontinuities. Moreover,
the valence band EV is kept continous throughout the whole device. In all the cases we
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Quantity Value
Gate Length LG 34 nm
Gate Oxide thickness tOX 1 nm
Gate Oxide Dielectric Constant εOX 3.9
Silicon Film Thickness tSi 10 nm
Source/Drain Extension Length LS/D 50 nm
Gate Work–function φG 4.346 eV
Channel Doping Concentration NCH 1016 cm−3
Source/Drain Doping Concentration NS/D 1020 cm−3
Supply Voltage VDD 1 V
Threshold Voltage Vt 0.2 V
Sub–threshold Current IOFF 100 nA/µm
DIBL 40 mV/V
Table 4.1: Main characteristics of the simulated devices.
have assumed that the same offset is present at the source and at the drain: the positions
of these discontinuities are symmetric with respect to the center of the channel (x=0),
and the source and drain regions are characterized by the same band–gap. For the de-
vices featuring heterojunctions, the gate work–function φG has been modified in order
to have the same leakage current (IOFF=100 nA/µm). This task has been performed by
drift–diffusion simulations obtained by the commercial simulation tool Sentaurus from
Synopsys [27]. It should be note that in order to evaluate IOFF , a standard DD simula-
tion software is sufficient because IOFF is obtained in a depleted channel regime, and
therefore it is defined by electrostatics only (as long as there is no direct tunneling be-
tween source and drain).
All the simulated devices feature the same sub–threshold slope, therefore as φG is set in
order to have the same IOFF , the threshold voltage is the same as well (approximately
200 mV).
4.2 The Lundstrom model
Before presenting the results obtained from the simulations of the structures described
in the previous section, it is useful to briefly summarize the carrier transport model
that we have adopted in order to interpret them. This model has been proposed and
largely explored by the group of Purdue University, leaded by Prof. Lundstrom, and it
is described in [55, 56, 57].
In this approach, the current provided by the transistor is described by fluxes moving
through the channel. Source and drain are treated as reservoirs of carriers at thermal
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Figure 4.1: Simple sketch of the simulated devices. In the lower part of the figure, the con-
duction band EC is presented. Continuous line represents an abrupt HJ, while the
dashed line defines a graded one. The valence band EV is continuous throughout
the whole structure.
energy which are injected into the channel, and the total drain current can be modeled
in terms of current injected from the source into the channel I+inj , and current back–
scattered from the channel into the source I−inj , both evaluated at the abscissa xinj, that
is the position of the maximum of the potential energy, also referred as Virtual Source
(VS). This approach allows to avoid the concept of mobility, that is not easy to define in
short–channel devices, while it defines transmission and reflection coefficients to study
the transport along the channel. Positive and negative fluxes are related by a back–
scattering coefficient, r=I−inj/I+inj, that is the ratio between the current injected into the
channel and the current back–scattered to the source.
The theory in [55, 56, 57] assumes that the back–scattering coefficient r is determined
by the electric field profile near the VS: scattering contributes to I−inj only by events
taking place within the distance LkT from the VS. LkT is the distance that the potential
energy takes for a drop equal to kBT/q with respect to the peak value at the virtual
source, where kB is the Boltzmann constant and T the lattice temperature. Lundstrom
and co–workers proposed the following simple expression for r in high–field conditions:
r =
LkT
LkT + λ
(4.1)
where λ is the mean free path for back–scattering and it is independent of L. LkT (often
referred as kT–layer) is thus a powerful concept to understand the role of scattering
for short–channel devices, where a scattering–based approach is better than a mobility–
based one. A deeper understanding of the relevance of the kT–layer in nanoscale tran-
sistors may be found in [58].
The drain current can be written as
IDS = qNinv(xinj)vx(xinj) (4.2)
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where Ninv(xinj) is the inversion charge at the VS, and vx(xinj) is the carrier velocity,
averaged over the vertical direction y, at the same point. However, the average velocity
v+x of the I+inj flux is also a relevant parameter as well, since it is the velocity of the
injected carriers. It can be demonstrated [55, 59] that
vx(xinj) ≈ v
+
inj
1− r
1 + r
(4.3)
where v+inj is the velocity of the carriers travelling in the positive direction, that is the
carriers that leave the source and enter the channel. It is evident that the quantities r and
v+inj are important in order to understand the magnitude of the average velocity vx at the
VS, and Eq. 4.2 may be re–written as:
IDS = Ninvv
+
inj
1− r
1 + r
(4.4)
Moreover, the downsizing of the MOSFET dimensions implies that the source–to–drain
distance is comparable to the mean free path for phonon scattering, therefore each car-
rier suffers few scattering events, if no scattering at all, within the intrinsic channel
region. This case is referred as quasi–ballistic transport, proposed first by Natori [60],
and the current that is attainable in the absence of scattering in the channel (ballistic cur-
rent, IBL) may be seen as an upper limit for the drain current provided by the transistor.
The ratio of the actual current to the ballistic current
BR =
ION
IBL
is defined ballisticity ratio and it indicates how far we are from this upper limit.
Finally, BR may be defined as a function of the back–scattering coefficient r:
BR =
1− r
1 + r
(4.5)
In the remainder of this thesis we will focus on the effects of the CBO on Ninv, v+x
and r at the virtual source, and through equations 4.2, 4.3 on the provided current.
Moreover, as we are investigating devices designed on an high–performance concept,
we are interested on the so called ION , that is the current provided by the transistor when
VGS=VDS=VDD.
4.3 DG SOI with abrupt heterojunctions
We first explored devices featuring abrupt discontinuities. First of all, we performed MC
simulations on the reference device (without any band–gap discontinuity), finding that
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Figure 4.2: Simulated drain current for VGS=VDS=VDD in devices featuring abrupt CBOs
with different ∆E. Results obtained with the MC simulator of this work are com-
pared with DD simulations. The discontinuities are placed at x=−15.2 nm (posi-
tion of the VS in the reference device) and x=15.2 nm. The horizontal lines are the
currents in the reference device. The current includes both front and back channel.
the position of the virtual source was at x=−15.2 nm; it may be useful to remember
that the simulated devices feature an LG=34 nm, and that in our reference system the
point x=0 nm corresponds to the center of the channel. In the first set of simulations
we placed the discontinuities at symmetrical positions with respect to the center of the
channel: in other words, we placed an offset ∆E at x=−15.2 nm and an offset −∆E at
x=15.2 nm (see Fig. 4.1).
Figure 4.2 reports the ION as a function of ∆E: ∆E values larger than 0 represent
MOSFETs featuring a larger affinity in the channel than in the source and drain, while
∆E<0 represent transistors with a smaller affinity in the channel. In all cases the in-
troduction of the conduction band discontinuities reduces the ON–current. The result
is not peculiar to the MC simulations and it is predicted also by drift–diffusion one
(that have been performed by Sentaurus from Synopsys, as mentioned before). Differ-
ences between DD and MC are small for positive ∆E. In the case of negative ∆E the
disagreement is large, mostly because in this case the current is mainly controlled by
thermionic emission above the CBO of electrons featuring large energies in the source
and drain (in order to overcome the barrier, the minimum kinetic energy has to be equal
to ∆E). The density–of–states of the full–band MC significantly differs from the DD
one at such large energies.
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Figure 4.3: Simulated drain current (including both front and back channel) for
VGS=VDS=VDD in devices featuring abrupt CBOs for different positions
of the CBO at the source (in all the cases the one at the drain is symmetric with
respect to the center of the channel, x=0). ∆E=50 meV, 100 meV. On the x–axis,
xHJ indicates the position along x where the band–gap discontinuity occurs.
In Fig. 4.3 we have chosen two ∆E values (∆E=50 meV and 100 meV) and we moved
the position of the discontinuity, starting from the gate edge (x=−17 nm) and gradually
moving inside the channel. The further current reduction with respect to the reference
case, when the conduction band offset is moved, is evident.
In order to understand the origin of the degradation of drain current induced by the
conduction band offset, we have analyzed the profile along the channel of some relevant
quantities: the conduction band profile EC averaged over y, the total vx and positive v+x
carrier velocities averaged over the y–direction, and the inversion charge density Ninv.
We took as example the case where ∆E=100 meV, and the plots are reported in Fig-
ure 4.4. Moreover, Table 4.2 reports the values that the quantities plotted in Fig. 4.4
assume at the VS.
The CBO at the source side is placed at the virtual source of the reference case (see top
graph, where the HJ is placed exactly at x=−15.2 nm). Even in the structure featuring
HJ, the maximum of potential energy is placed at x=−15.2 nm, so that we found that
the virtual source is at the same place in the two considered transistors.
The discontinuity acts as a launcher for the electrons injected into the channel, as
demonstrated by the profile of v+x . This latter quantity (see the middle graph) is much
larger than in the reference case, in the channel region beyond the VS. However, v+x is
essentially the same at the position x=−15.2 nm (the VS in both cases). The device
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with the CBO features a lower back–scattering (r in Tab. 4.2), since the electrons mov-
ing with negative velocity see an energy barrier and therefore only a fraction of them
can go back to the source.
As a result of these two effects (same v+x , lower r at the VS) the average velocity vx just
before the offset is larger in the device featuring the CBOs, (see again the middle plot
and Eq. 4.3).
However, the back–scattered electrons, that come from the channel and attempt to enter
the source, hit the barrier and create an accumulation of charge next to the discontinuity
(right side), which tends to prevent further injection from the source. As a result the
charge at the VS is lower in the device with ∆E 6=0 than in the reference (compare the
Ninv values in Tab. 4.2). This effect overcompensates the enhancement in average ve-
locity, thus reducing ION . In conclusion we have found that the discontinuity degrades
the electrostatics inside the device, overcompensating the advantages provided by an
increased injection velocity. This is a very important result, which demonstrates how
important it is to use a self–consistent approach.
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Figure 4.4: Conduction band profile averaged over y (top), velocity profiles averaged over
y (middle) and inversion charge density (bottom, including both front and back
channel) as a function of the position along the channel. The reference device
(solid line) is compared to the case with abrupt HJs at x=±15.2 nm (dashed line).
VGS=VDS=VDD.
@VS Ninv vx v+x r
[1013cm−2] [107cm/s] [107cm/s]
ref 3.3 0.5 1.20 0.4
∆E=100 meV 2.3 0.66 1.17 0.24
Table 4.2: Values of the inversion charge Ninv, the average velocity vx, the positive velocity
v+x and the backscattering coefficient r at the VS, for the two cases presented in
Fig. 4.4.
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Figure 4.5: ON–current (front and back channel) in devices featuring graded HJs (see Fig. 4.1)
as a function of the extension of the graded region. This region begins at the gate
edge (x=−17 nm) and extends toward the channel. The dashed line represents the
current provided by reference device (without HJ).
4.4 DG SOI with graded heterojunctions
As a second step of our analysis, we considered linearly graded HJs. The idea is to
examine whether it is possible to reduce the negative influence of the accumulation of
electrons that forms behind the CBO by smoothing the band discontinuity. As detailed
in Section 3.3, in this case the heterojunction is treated as an additional electric field,
added during the free–flight to the field given by the Poisson equation. Similarly to what
has been done in the previous section, in the following we will assume a higher electron
affinity in the channel than in the source/drain region: in this case the electric field
accelerates the electrons coming from the source and entering the channel. We assume
again a device symmetric with respect to the center of the channel (see Figure 4.1 for a
simple sketch of the simulated device). In this first set of simulations, the graded region
begins at the gate edge (x=−17 nm) and extends for a length Lgrad towards the channel.
It is useful to remember that the gate work–function has been calibrated in order to have
the same sub–threshold drain current IOFF=100 nA/µm for all the simulated devices.
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Figure 4.6: Conduction band profile averaged over y (top), velocity profiles averaged over y
(middle) and inversion charge density (bottom, including both front and back chan-
nel) as a function of the position along the channel. The reference device (solid
line) is compared to a case with graded HJs from −17 nm to −14 nm and from
14 nm to 17 nm, corresponding to Lgrad=3 nm (dashed line). VGS=VDS=VDD.
Fig. 4.5 shows ION as a function of the extension Lgrad of the HJ, for ∆E=50 meV
and 100 meV. With respect to the abrupt case shown in the previous section, we now
see a slight current improvement, in particular when the region with grading includes
the position of the VS in the reference case (that is xinj=−15.2 nm). This condition
requires that Lgrad ≥2 nm, since the grading starts at the gate edge, −17 nm, and the
VS is at −15.2 nm. The improvement is however modest and decreases for large Lgrad
as the quasi field is reduced.
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Figure 4.7: Sketch of the different positions of the graded region with respect to the Virtual
Source (VS) of the reference transistor, to be considered in Fig. 4.8, 4.9, 4.10, 4.11
and Tab. 4.3.
As reported in the previous section, we can understand this behavior by plotting
some internal quantities, shown in Figure 4.6. The virtual source has essentially the
same position in the reference and in the graded devices (see the top graph). However,
due to an accumulation of charge at the end of the graded region (lower graph), the
electric field after the VS is slightly smaller in the graded case. This effect compensates
the advantages related to the presence of the quasi–field at the VS, since the average
velocities are essentially the same in the two cases. In particular (see middle plot) we
have a slightly higher v+x (due to the quasi field at the VS), but the same vx, since the
effect of back–scattering is enhanced due to the lower field next to the VS In other word,
the presence of such accumulation of charge at the end of the graded region degrades
the kT–layer profile, increasing LkT [55, 59].
In the second set of simulations, we varied the relative position of the graded region
with respect to the Virtual Source (see Fig. 4.7), considering three possible cases: the VS
can either correspond to the end, the middle or the beginning of the graded region. As
previously, higher electron affinity in the channel than in the S/D regions is assumed,
and a symmetric structure is considered. Fig. 4.8 shows ION as a function of Lgrad
for ∆E=100 meV. Even adopting these designs the improvement in terms of provided
current is modest, and it decreases rapidly when the graded region is moved towards the
channel.
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Figure 4.8: Simulated drain current for VGS=VDS=VDD as a function of the extension of the
graded region. The three different situations, presented in Fig. 4.7, are considered.
∆E=100 meV. The dashed line represents the current provided by reference de-
vice (without HJ). The current includes both front and back channels.
When the Virtual Source is at the end of the graded region (see Fig. 4.9), the po-
sition of the VS is slightly moved towards the channel (xinj=−14.5 nm instead of
xinj=−15.2 nm ). v+x (xinj), r and thus vx(xinj) are essentially the same (see Tab. 4.3).
On the other hand, the inversion charge at the VS is larger than in the reference case,
and this effect is responsible for the small current improvement in Fig. 4.8.
When the VS is in the middle of the graded region (see Fig. 4.10), the position of the
VS does not change (xinj=−15.2 nm) with respect to the reference, as well as the in-
version charge at the injection point (see Tab. 4.3). Even the conduction band profiles
are identical, as well as the backscattering coefficient r. On the other hand, the positive
velocity v+x is slightly larger than in the reference device, and it is responsible for the
small current improvement.
Finally, when the graded region starts at the VS (see Fig. 4.11), it acts as a launcher for
electrons. Similarly to the latter case, the position of the VS does not change with respect
to the reference device, but now the conduction band profile is steeper. The kT–layer is
shorter, and the backscattering coefficient decreases with respect to the previous devices
(see Tab. 4.3), i.e. the graded region acts as a barrier for the backscattered carriers.
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Figure 4.9: Conduction band profile averaged over y (top), velocity profiles averaged over y
(middle) and inversion charge density (bottom, including both front and back chan-
nel) as a function of the position along the channel. The reference device (solid
line) is compared with the device where the VS corresponds to the end of the
graded region (see Fig. 4.7). Lgrad=3 nm, ∆E=100 meV.
However, the inversion charge at the VS is now lower than in the reference case (see
Fig. 4.11 and Tab. 4.3), so most of advantages due to the higher velocity are lost. This
behavior is similar to the one considered for abrupt heterojunctions (see section 5.1),
but now the effects are ”spread” over the graded region.
In summary, there is an evident trade–off between the inversion charge at the VS and the
injection velocity, and such trade–off is detrimental and limits the current improvement.
It could be useful to remember that these simulations have been performed in a semi–
classical approach, that is the quantum corrections available in our MC tool (see Sec-
tion 3.2) have been disactivated, in order to speed–up calculations and to allow the
analysis of a large number of devices. This approach can lead to an overestimated pre-
diction of the current drive capability of the devices; nonetheless, we checked the impact
of quantum corrections on the dependence of the ON–current on the height and posi-
tion of the heterojunction barrier. In Fig. 4.12 and Fig. 4.13 some results, obtained from
quantum corrected simulations have been compared with the fully semi–classical ones.
Even if the provided current in the corrected case are lower than in the semi–classical
simulations, due to a lower inversion charge inside the channel, the change in current
with respect to the reference case is similar, and we have found the same trend between
the ON–currents provided by the different structures.
Moreover, as we have already explained in Section 3.3, in presence of heterostructures
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@VS Ninv vx v+x r
[1013cm−2] [107cm/s] [107cm/s]
ref 3.3 0.5 1.20 0.4
∆E=100 meV, Lgrad=3 nm, end 3.6 0.49 1.26 0.43
∆E=100 meV, Lgrad=3 nm, middle 3.3 0.53 1.25 0.4
∆E=100 meV, Lgrad=3 nm, beginning 2.4 0.7 1.25 0.28
Table 4.3: Values of the inversion charge Ninv, the average velocity vx, the positive velocity
v+x and the backscattering coefficient r at the VS, for the four cases presented in
Fig. 4.9, 4.10, 4.11.
an energy barrier arises between the different materials involved, and carriers can travel
across this barrier due to tunnel effect. In our simulation tool this phenomenon is not
taken into account, so that this contribution to the electrons entering the channel is ne-
glected and therefore we simulate the worst case in terms of provided drain current.
To conclude, we performed Monte Carlo simulations of planar n–channel DGSOI
MOSFETs featuring heterojunctions, as those that can be obtained adopting alternative
materials for the S/D regions. Although abrupt CBOs between the source and the chan-
nel are expected to enhance the injection velocity and thus the current, simulations of
nanoscale DGSOI transistors point out that CBOs act as a launcher for the particles but
at the same time it creates an accumulation of electrons next to the CBO, at the entrance
of the channel. This carrier accumulation influences the device electrostatics, reducing
the charge available for transport and overcompensating the velocity improvement, so
that the provided current is lower than in the reference case. Due to the same mech-
anism, only small current improvement are obtained for graded HJs. The performed
simulations point out the importance to treat this problem in a self–consistent way.
It should be noticed that these comparisons were made at given IOFF=100 nA/µm, i.e.,
at given gate overdrive VGS−Vt. We have focused on the effect of the band offsets alone.
In many practical cases, the source/drain material induces strain in the channel, that is
the main responsible of the ION improvement, whereas, according to our simulations,
the effect to the offset alone seems to be modest.
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Figure 4.10: Same as Fig. 4.9 but the reference device (solid line) is compared with the de-
vice where the VS corresponds to the middle of the graded region (see Fig. 4.7).
Lgrad=3 nm, ∆E=100 meV.
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Figure 4.11: Same as Fig. 4.9 and 4.10 but the reference device (solid line) is compared with
the device where the VS corresponds to the beginning of the graded region (see
Fig. 4.7). Lgrad=3 nm, ∆E=100 meV.
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Figure 4.12: Simulated drain current for VGS=VDS=VDD in devices featuring abrupt CBOs.
The quantum corrected case is compared to the fully semi–classical one. The
figure is the extended version of Fig. 4.3.
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Figure 4.13: Simulated drain current for VGS=VDS=VDD in devices featuring graded CBOs.
The quantum corrected case is compared to the fully semi–classical one. The
figure is the extended version of Fig. 4.8.
Part II
Self–Heating Effects in SOI structures
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Chapter 5
Self–heating in electron devices
In this chapter we will review the problem of Self–Heating Effects (SHE) in Silicon–
On–Insulator technology, focusing on the causes that will make it detrimental for the
forthcoming technological nodes, the solutions that have been adopted in order to in-
clude these effects in models and simulation tools, and finally the impact that Self–
Heating has on the performance of different types of SOI transistors.
5.1 Self–Heating Effects in SOI devices
In Chapter 1 we explained that the miniaturization of electron devices in the past decades
has allowed the semiconductor industry to perform amazing progresses in terms of
speed and integration density of the digital circuits. The scaling of the transistor di-
mensions is expected to be the main way to continue this trend even in the future years.
However, the conventional Bulk structure will become inadequate: this perspective has
accelerated the adoption of new materials with transport properties different than those
of pure silicon and the introduction of alternative device architectures as the SOI ones.
SOI planar single– and double–gate transistors as well as FinFET architectures are good
candidates to substitute the Bulk one for the forthcoming technological nodes, despite
the added process complexity needed to build such devices [61]. SOI architectures fea-
ture an near ideal turn–off slope, low OFF–current and a good control of the short chan-
nel effects, as we have seen in Sec. 1.4.
On the other hand, the downsizing of device dimensions and the adoption of innovative
structures have consequences on the power dissipation as well: power densities, heat
generation inside the device and chip temperatures will reach levels that can prevent
the reliable operation of integrated circuits if they are not proprerly handled. Chip–level
power densities are currently on the order of 100 W/cm2. If the rates of integration and
miniaturization continue to follow the ITRS guidelines, the chip–level power density
is likely to increase even further, as illustrated in Figure 5.1. Increasing power density
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Figure 5.1: Trends of on–chip power density as a function of the minimum IC feature
size over the past years. It should be noticed that the y–axis is logarith-
mic while the horizontal one is linear: the trend is exponential. Data from
http://www.cs.clemson.edu/ mark/330links.html.
levels will quickly drain batteries in portable devices and may render many electronic
systems unusable without significant advances in cooling technology, or without fun-
damental shifts in design. These trends involve that thermal device design is becoming
an important part of microprocessor engineering: while chip–level hot spots are trou-
bling circuit designers, device designers are beginning to encounter thermal manage-
ment problems at nanometer–length scales within individual transistors [62, 63].
If we look at the self–heating in the context of a field–effect transistor, the applied
voltage leads to a lateral electric field which peaks near the device drain and it is max-
imum at the channel–to–drain junction. This field accelerates the charge carriers (e.g.,
conduction band electrons in a n–type FET) which gain energy and heat up.
Heat generation in MOSFETs during operation occurs through the interaction of elec-
trons that can scatter with lattice vibrations, with each other, with material interfaces,
imperfections or impurity atoms. Some of these interactions only redistribute energy
and momentum inside the electron population; however, the electron population also
loses net energy by scattering with phonons, consequently heating up the lattice through
the mechanism known as Joule heating. Other scattering mechanisms chiefly affect the
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electron momentum (see [64] for an exhaustive overview on the different scattering
mechanisms and their scattering rates).
Regarding the heat generation in MOSFET, the Joule heating rate per unit volume H
is typically computed starting from the dot product of the electric field ~E and current
density ~J vectors:
H = ~J · ~E + (R−G) (EG + 3kBT ) (5.1)
where the second term on the RHS side represents the heating rate due to non–radiative
generation (G) and recombination (R) of electron–hole pairs, EG is the semiconductor
band–gap, kB is the Boltzmann constant ant T the lattice temperature [65].
It could be useful to mention that this model presents some limitations, because this ap-
proach to the analysis of heat generation is strictly local in its nature and fails to take into
account the non–local characteristics of carrier heating and phonon emission. In fact, it
predicts that the maximum of heat–generation rate takes place at the drain–to–channel
junction, where the peak of electric field is located; however, although electrons gain
most of their energy at the location of the peak lateral electric field, they must travel
several inelastic mean free paths before releasing all of it to the lattice, in decrements of
(at most) the optical phonon energy.
In silicon transistors, for example, electrons can gain energies that are a significant frac-
tion of an eV, while the optical phonon energy is only about 50–60 meV. Assuming an
electron velocity of 107 cm/s (the saturation velocity in silicon) and an electron–phonon
scattering time around 0.05–0.10 ps in the high–field region, the inelastic mean free path
is then on the order of 5–10 nm. The full electron energy relaxation length is therefore
even longer, on the order of several mean free paths. In other words, the highly local-
ized electric field in such devices leads to the formation of a nanometer–sized region
(hot spot) displaced inside the the drain diffusion, that is spatially displaced by several
mean free paths from continuum theory predictions, and presents a lower peak value.
While such a discrepancy may be neglected on length scales of micrometers, or even
tenths of a micrometer, it must be taken into account when analyzing heat generation
on length scales of the order 10 nm: non–local effects on carrier heating and phonon
emission become more relevant as the device channel length approaches the mean free
path for phonon emission.
In addition, the ~J ·~E formulation of the Joule heating also does not differentiate between
electron energy exchange with the various phonon modes, and does not give any spec-
tral information regarding the types of phonons emitted. The mechanism through which
Joule heating occurs is that of electron scattering with phonons, and consequently only a
simulation approach which deliberately incorporates all such scattering events will cap-
ture the complete microscopic, detailed picture of lattice heating. In order to satisfy all
these requirements, the MC method has been adopted to compute sub–continuum and
phonon frequency–specific heat generation rates, with applications at nanometer–length
scales [66, 67].
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In spite of its inherent local approximation, the conventional model for Joule heating
proposed in Eq. 5.1 is still largely adopted because of the ease of implementation in
the frame of device simulators, allowing an efficient electro–thermal (ET) simulation
by the self–consistent coupling of carrier transport, heat generation, and heat transport,
thus providing the possibility to include the self–heating effects in the analysis of the
impact of technological options on device performance.
The transport of heat in semiconductors is due to the propagation of phonons, whose
net motion is governed by gradients in their density: the contribution of electrons (that
is dominant in the case of metals) is lower than 1% and negligible even in the case of
high doping concentration.
Different temperatures at two positions in a semiconductor device imply different dis-
tributions of phonons. Since the change in phonon distribution may only occur due to
scattering, the temperature may vary only over a length larger than the phonon mean free
path (approximately 200–300 nm in undoped bulk silicon at room temperature [68]).
The most widely approach for modeling the heat transport is based on the Fourier’s law
of heat diffusion:
c
∂T
∂t
= ∇ · (kS∇T ) +H(~r, t) (5.2)
where H is the heat–generation rate per unit volume as defined in Eq. 5.1, c is the heat
capacity per unit volume, kS is the thermal conductivity of the semiconductor, that is
related to c by the following relationship:
kS = cvΛS/3 (5.3)
where v represents the average phonon velocity and ΛS is the phonon mean free path.
Thermal transport in bulk transistors has traditionally been modeled in the clas-
sical limit, as sub–continuum thermal effects can be neglected for device dimensions
larger than the phonon mean free path. Modern device technologies operate at length
scales comparable to or lower than the phonon mean free paths, and this leads to sub–
continuum transport effects; moreover, future technologies are going to forge deeper
into this sub–continuum regime because of scaling. In this case two sub–continuum
effects are expected to play a role in bulk transistor thermal transport:
1. the small region of high electric field near the drain gives rise to a strongly lo-
calized hot spot, only a few tens of nanometers across, and hence much smaller
than the bulk phonon mean free path. This leads to ballistic phonon transport in
the vicinity of the heat source, and higher temperatures than those predicted by
classical diffusion theory. In this situation, a solution of the phonon Boltzmann
Transport Equation is more accurate than the classical heat diffusion equation;
2. the second sub–continuum thermal effect to be expected in ultra–scaled bulk FETs
has to do with the non–equilibrium interaction between the generated optical and
5.1. SELF–HEATING EFFECTS IN SOI DEVICES 71
acoustic phonons. Since nearly–stationary optical phonons form the majority of
the vibrational modes generated via Joule heating, they tend to persist in the hot
spot region until decaying into the faster acoustic modes. This non–equilibrium
scenario may become particularly relevant when device switching times approach
the optical–acoustic decay times, on the order of several picoseconds. A careful
transient solution of the phonon populations may be necessary to properly account
for the non–equilibrium distribution
These first two issues challenge the continuum diffusion theory of heat transport rep-
resented in Eq. 5.1 and 5.2. A higher order treatment of heat transport, which is able
to cope with the hot–spot–related issues aforementioned, would require the solution of
several phonon Boltzmann transport equations (one for each phonon mode) coupled
with each other by the phonon scattering. This approach is difficult due to both the com-
plexity of the solution of the Boltzmann transport equation when applied to realistic
structures, and the limited knowledge about the selection rules and transition rates for
phonon–phonon interactions. Several simplified approaches for the simulation of heat
transport based on the phonon BTE have been proposed, and most of them are presented
in [69].
A third sub–continuum effect is caused by the adoption of thin silicon layers in SOI tech-
nology, because thermal conductivity in thin films is substantially reduced with respect
to bulk crystals due to the enhanced scattering of phonons with the film boundaries,
causing a large reduction of the phonon mean free path. For example, the thermal con-
ductivity of a 10 nm thin silicon film is expected to be reduced by an order of magnitude
from that of bulk silicon [70].
The enhanced boundary scattering in thin films leads to a reduced phonon mean free
path, thus reducing the effects of hot–spot ballistic phonon emission and making the
limitations of Eq. 5.2 less critical. The enhanced scattering can be taken into account in
the frame of the simple diffusion theory by appropriately modifying the thermal con-
ductivity in order to account for the enhanced boundary scattering.
Moreover, advanced non–traditional device fabrication introduces a number of new ma-
terials with thermal conductivities lower than that of bulk silicon. The thermal properties
of these materials are therefore expected to play a more significant role in device design
and thermal behavior: bulk germanium–based transistors, for example, would suffer
from increased operating temperatures due to a substrate thermal conductivity approx-
imately 60% lower than bulk silicon FETs; strained silicon channel devices grown on
a graded Si1−xGex buffer layer benefit from an increased mobility, but their thermal
behavior is adversely affected by the lower thermal conductivity of the Si1−xGex alloy
layer. In SOI technologies the channel is thermally insulated from the underlying sub-
strate by a SiO2 buried oxide layer; this SiO2 layer features a thermal conductivity that
is two order of magnitude lower than the pure silicon one (as we can see in Table 5.1,
where the thermal conductivity for the most frequent semiconductors is reported), and it
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Material Thermal Conductivity [W/mK]
Silicon 148
Germanium 58
GaAs 46
GaP 110
InAs 27
InP 68
SiO2 14
Table 5.1: Thermal conductivity for some of the most important semiconductors and for silicon
dioxide, at 300 K and for bulk materials.
impedes the dissipation of the heat generated in the active region. Alternative dielectrics
with higher thermal conductivities to be used as buried oxide for SOI technology are
currently under examination [71]
When the heat is generated, the lattice absorbs the extra electron energy and warms to a
higher temperature T , and in return affects the electronic transport properties of the ma-
terial. The electron mobility in undoped bulk silicon decreases approximately as T−2.4
around room temperature owing to higher phonon populations and increased scattering
rates. When other scattering mechanisms come into play, the electron mobility is more
weakly dependent on temperature: it decreases approximately as T−1.7 in highly doped
silicon and T−1.4 in nanometer–thin silicon layers, where boundary scattering becomes
of importance [72].
As we have already seen Eq. 4.4 in Section 4.2, the MOSFET drain current could be
written as
IDS = Ninvv
+
inj
1− r
1 + r
= Ceff(VGS − Vt)v
+
inj
1− r
1 + r
where Ceff is the effective oxide capacitance and BR=(1 − r)/(1 + r) represents the
ballisticity ratio. The temperature dependence of the drain current can be expressed as
∂IDS
∂T
1
IDS
=
∂v+inj
∂T
1
v+inj
+
∂BR
∂T
1
BR
−
∂Vt
∂T
1
VGS − Vt
(5.4)
A variation in terms of T impacts the threshold voltage through the intrinsic carrier
concentration: Vt is a decreasing function of the temperature. Moreover under non–
degenerate quasi–equilibrium conditions v+inj is well approximated by the thermal ve-
locity vth of an equilibrium half–Maxwellian electron distribution, and it is an increas-
ing function of the temperature (v+inj≈vth∝T 0.5). These two factors promote a larger
ON–current at increasing T . On the contrary, the negative temperature coefficient of the
ballistic ratio, due to the increasing phonon scattering at increasing T , leads to a degra-
dation of ION . As the gate overdrive is reduced, the dependence of threshold voltage
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on the temperature becomes more and more relevant, and the degradation of the current
is therefore expected to be reduced substantially until a critical gate voltage is reached,
corresponding to a zero–temperature–coefficient condition. Below such critical value,
due to the temperature dependence of Vt and v+inj, the current is expected to rise due
to SHE [73]. On the other hand, when the gate overdrive increases, the contribution
due to the ballistic ratio turns to be dominant and it degrades the ON–current provided
by the MOSFET. As in the following of this work we will be interested in the ION of
high–performance transistors, this will be the most frequent case.
5.2 Simulation approach
3D electro–thermal (ET) simulations have been performed using the Sentaurus device
simulator. The Canali model [74] is employed to describe high–field transport; the mo-
bility degradation at the Si–SiO2 interface, due to surface roughness scattering, and the
mobility dependence on the doping concentration are included as well.
As we have seen in Chapter 2 the standard drift–diffusion models underestimate above–
threshold drain current in ultrashort devices operating in a quasi ballistic regime, due to
its inability to properly account for the off–equilibrium phenomena that occur when the
gate length is scaled down. For this reason, the mobility model parameters have been
calibrated in order to reproduce Monte Carlo calculated IDS−VDS characteristics, ac-
cording to the approach suggested by Bude [75]. In particular, the conventional model
for high–field–dependent carrier mobility proposed in [74] is:
vsat = vsat0
(
T
T0
)α
(5.5)
The saturation velocity vsat and the exponent that describes the temperature dependence
of the saturation velocity have been modified in order to achieve a good agreement be-
tween drift–diffusion and MC results over a wide temperature range. The calibration of
the DD transport model has been performed at different temperatures by comparison
with the Monte Carlo tool that has been widely described in Section 3.2. We followed
the approach already employed in [76] in order to calibrate the high–field–dependent
mobility model for fully–depleted SGSOI transistors featuring 25 an 18 nm gate length.
All the remaining mobility model parameters related to the dependence on doping con-
centration and surface roughness are kept at their default values.
3D ET simulations require a large computational burden. In order to perform simula-
tions that satisfy the requirements in terms of CPU time and allocated memory, quantum
corrections (even if available through a density gradient approach) are not taken into ac-
count. Moreover, in order to minimize the node count of the structures, the simulation
domain is only one–half of the complete devices (that is we simulated only Wfin/2 in
the case of FinFET and only W ch/2 in the case of planar devices). This is possible by
74 CHAPTER 5. SELF–HEATING IN ELECTRON DEVICES
200 300 400 500
Temperature [K]
5
10
15
20
25
Th
er
m
al
 C
on
du
ct
ivi
ty
 [W
/m
K]
thickness=5 nm
thickness=10 nm
thickness=15 nm
Figure 5.2: Silicon thermal conductivity kSi as a function of temperature in thin Silicon layers
calculated according to the model described in [77], that has been extrapolated for
thicknesses down to 5 nm.
exploiting the symmetries of the simulated structures.
Concerning ET simulations, the silicon thermal conductivity kSi presents a dependence
on film thickness and temperature, as we have seen in Sec. 5.1; in particular, kSi is a
decreasing function of these two quantities. Liu et al. [77] have presented experimental
data of thermal conductivity in ultra–thin silicon layers. In the same article, a model
for the effect of thickness–dependent boundary scattering on the thermal conductivity
is proposed and validated for a silicon thickness down to 20 nm. Adopting this model,
which includes the dependence on temperature, in our paper we extrapolated kSi values
for silicon thicknesses down to 5 nm and for temperatures ranging between 250 and
500 K, as shown in Figure 5.2.
Regarding the thermal boundary conditions (BC) that have been adopted in our simu-
lations, an isothermal (IT) 300 K heat sink is placed at the bottom of the 1.8 µm–thick
Silicon layer on which the simulated SOI devices have been build. Considering the gate
and S/D contacts, they could be treated either as
• adiabatic: no heat or work can flow through the contact;
• 300 K IT boundaries.
These two solutions represents the upper lower bound between the easiest condition for
heat dissipation (300 K IT) and the most diffult one (no dissipation at all).
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Figure 5.3: 3D sketch of the simulated planar SGSOI and DGSOI. The figures is not drawn to
scale. The grey–shadowed dot–contoured region represents the second gate for the
DGSOI transistor.
Moreover, a lumped thermal resistance RTH=2∗10−4 cm2K/W is connected between
the gate and a 300 K IT BC. This lumped resistance takes into account the thermal
resistance due to the gate dielectric and to the gate–SiO2 interface and it does not depend
on the gate insulator thickness [78].
Finally, the vertical x−y and z−y planes (see Fig. 5.3 and 5.4) are treated as adiabatic
boundaries.
5.3 Comparative analysis of SHE in different SOI ar-
chitectures
In this section we are interested to explore how SHE impact the performance of different
SOI architectures: single– and double–gate planar SOI MOSFETs as well as FinFET.
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Figure 5.4: Simple sketch of the simulated FinFET. The main cooling paths, through which
heat is dissipated, are reported (dashed contoured arrows). The figure is not drawn
to scale.
5.3.1 Simulated devices
Fig. 5.3 provides a simple sketch of the simulated planar devices and Fig. 5.4 presents
the simulated FinFET as well.
When heat is generated in the active region of the device, there are different paths
through which it can be dissipated. In Fig. 5.4 the dashed arrows indicate these paths:
• through the S/D contacts: this possibility is indicated by the arrows along the
x–axis;
• through the vertical direction (y–axis): the heat could be dissipated through the
buried oxide and the dielectric passivation layer that covers the whole chip;
• between adjacent devices (z–direction).
Tab. 5.2 reports the values assumed for the most important device parameters. The sim-
ulation domain is 14 µm wide in the direction along the channel; we have performed
simulations featuring a domain 8 µm and 20 µm wide as well, and we have found that
the differences in terms of provided current and temperature are less than 1%. This
trend is common to all the considered structures, and shows that the simulation domain
adopted does not impact the results.
A 1.8 µm thick Silicon substrate layer is placed beneath the BOX. An abrupt junction is
assumed between the S/D regions and the substrate.
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DGSOI SGSOI–1/2 FinFET
Gate Length LG (nm) 50 64/50 50
Gate Work–func. φG [eV] 4.6 4.62/4.61 4.6
Gate Ox. Thick. tOX [nm] 1 1/1 1
Gate Oxide Dielectric Constant εOX 3.9 3.9/3.9 3.9
Silicon Thickness tSi [nm] 10 10/5 n.a.
Channel Width Wch [nm] 250 250/250 n.a.
Fin Width Wfin [nm] n.a. n.a. 10
Fin Height Hfin [nm] n.a. n.a. 60
Top–gate Ox. Thick. ttopOX [nm] n.a. n.a. 5
S/D access length [nm] 35 35 35
S/D Doping Conc. [cm−3] 1020 1020 1020
Ch. Doping Conc. [cm−3] 1015 1015 1015
Buried Ox. Thick. tBOX [nm] 50 50 50
Supply Voltage VDD [V] 1.0 1.0/1.0 1.0
Table 5.2: Key parameters adopted in the comparison presented in this section. Third column:
two different SGSOI architectures, defined to have the same IT electrical character-
istics as DGSOI and FinFET, are reported.
As we are interested in the impact of self–heating, care has been taken in order to en-
sure the same IT electrical characteristics for all the devices, that is the same threshold
voltage Vth, the same transconductance and a good tolerance to the SCE (i.e. we have
designed the structures in order to have drain induced barrier lowering values lower than
100 mV/V).
A pure SiO2 gate dielectric with tOX=1 nm has been chosen. Regarding the FinFET,
the top gate features an oxide much thicker than the lateral ones (ttopOX=5 nm), so that
the contribution to the drain current due to the top gate is negligible.
The DGSOI and FinFET transistors feature the same gate length (LG=50 nm) as well
as the same silicon film thickness (tSi=Wfin=10 nm).
The SGSOI architecture is strongly affected by SCE. In order to overcome this problem,
two different solutions in designing the SGSOI transistor have been adopted: the first
one (named SGSOI–1) features tSi equal to 10 nm but a gate slightly longer than the
DGSOI and FinFET (64 nm); the second one (named SGSOI–2) features the same gate
length as DGSOI and FinFET but much thinner silicon body (5 nm).
While the FinFET’s fin width is set to 10 nm, the planar SOI devices feature a channel
width W ch=5LG, a realistic minimum width for planar devices.
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Figure 5.5: (a) Transfer characteristics (VDS=1.0 V) and (b) output characteristics
(VGS=1.0 V), calculated by 3D DD IT simulations. The figure confirms that the
different devices feature similar simulated I–V curves.
5.3.2 Results
Fig. 5.5 shows the transfer and output characteristics, obtained from IT simulations of
the transistors described in the previous subsection. The devices features almost the
same IT currents per unit width as is required for a consistent comparison.
Fig. 5.6 shows the transfer and output characteristics, obtained from ET simulations. In
these simulations, the gate and S/D contacts are assumed adiabatic, therefore the power
generated in the active region can be dissipated only through the buried oxide.
The SHE–related degradation of IDS strongly depends on the device structure: it is
maximum for the DGSOI, less critical for the FinFET, and minimum for SGSOI–1. This
trend is confirmed by Fig. 5.7, where the maximum temperature rise ∆TMAX (defined
as TMAX−300 K, TMAX being the maximum temperature reached inside the device) is
plotted as a function of the dissipated power per unit width P . The slope of each line can
be interpreted as the thermal resistance RTH associated to the corresponding device; the
table inset in the same figure reports RTH values for VGS=VDS=VDD. DGSOI presents
the highest thermal resistance, SGSOI–1 the lowest one.
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Figure 5.6: (a) Transfer characteristics (VDS=1.0 V) and (b) output characteristics
(VGS=1.0 V), calculated by 3D DD ET simulations. The gate and S/D contacts
are treated as adiabatic, and the heat flux can occur only through the BOX.
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Figure 5.7: ∆TMAX (i.e. TMAX−300 K) as a function of the dissipated power per unit width,
for the four considered devices; the gate and S/D contacts are treated as adiabatic.
Consistently to Fig. 5.6, SGSOI–1 presents the lowest temperature rise and equiv-
alent thermal resistance RTH (i.e. ∆TMAX/P )
.
DGSOI SGSOI–1/2 FinFET
RTH [Kµm/mW] 430 210/272 359
Table 5.3: Thermal resistance RTH values, evealuated for VGS=VDS=VDD, for the simulated
devices under the assumption of no heat dissipation through the contacts.
The differences between SGSOI and the other two structures are related to the wider
overlap area between the Silicon body and the underlying BOX, through which most
of the heat flux occurs. This area is smaller in DGSOI and FinFET (in particular, it is
halved in DGSOI, with respect to SGSOI), and this leads to a degraded heat dissipation.
Furthermore, the larger SHE of SGSOI–2 compared to SGSOI–1 is due to the degrada-
tion of kSi occurring as tSi is scaled down (it should be remembered that tSi is 10 nm
in SGSOI–1 and 5 nm in SGSOI–2, and that the thermal conductivity is a decreasing
function of the layer thickness, see Figure 5.2). FinFET presents lower SHE than DG-
SOI because Wfin is much lower than W ch (Tab. 5.2). In this case, the impact of the
heat dissipation occurring in the direction of device width is larger in the FinFET than
in the DGSOI, because its relevance increases as the device width decreases.
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Figure 5.8: ION (i.e. IDS for VGS=VDS=VDD) and TMAX vs. DGSOI channel widths
(W chDG). The gate and S/D BC are assumed adiabatic, therefore the heat dissipa-
tion can occur only through the BOX. As W chDG decreases, the values depart from
the 2D-DGSOI simulation case (infinite W chDG), approaching the FinFET case.
Fig. 5.8 confirms this behavior: as W ch of the DGSOI is scaled down, the values
of ION and TMAX depart from those obtained from the 2D–DGSOI simulation (corre-
sponding to infinite W ch), and approach the FinFET’s ones.
Fig. 5.9 shows the transfer and output characteristics, obtained from ET simulations,
when the S/D and gate contacts are treated as 300 K BC. In this case they act as cooling
contacts, and they contribute to dissipate the heat generated in the active region. The
differences between the devices in terms of drain current degradation become less ev-
ident compared to Fig. 5.6: most of the cooling occurs through the S/D contacts and
the cross-sectional area of the S/D access regions become the most relevant parameter,
leading to larger SHE in the SGSOI-2 and DGSOI cases, compared to the SGSOI-1 and
FinFET. For the forthcoming technological nodes the distance between the active region
and the S/D contacts is expected to be reduced with the device scaling; this trend could
exploit the cooling occurring through the contacts and contribute to keep SHE under
control. The dependence of SHE on S/D access length will be investigated in the next
chapter for a 30nm gate length FinFET.
To conclude, we performed 3D fully–coupled electro–thermal simulations of differ-
ent silicon–on–insulator structures. Planar single– and double–gate as well as FinFET
transistors have been analyzed, in order to explore how self–heating effect acts on the
device performance for these different architectures. It should be noted that the devices
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Figure 5.9: (a) Transfer characteristics (VDS=1.0 V) and (b) output characteristics
(VGS=1.0 V), calculated by 3D DD ET simulations. 300 K IT BC are assumed
at the gate and S/D contacts.
involved in this comparison have been designed in order to have the same isothermal
electrical characteristics as threshold voltage, transconductance and DIBL.
Simulations show that SHE detrimentally impacts the device performance in terms of
provided current, and its effect is dependent on the device structure. In particular, the
thermal resistance associated to the S/D access regions, as well as the ratio between the
surface available for the vertical heat dissipation (heat dissipation through the buried
oxide) and the volume of the active region, change from a structure to another.
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Chapter 6
SHE in 30 nm gate length FinFET
In this chapter, we apply 3D electro–thermal simulations to the analysis of state–of–
the–art FinFET transistors, whose a simple sketch is presented in Fig 5.4. We studied
the impact of self–heating on the performance of FinFET devices and its dependence
on the main geometrical parameters, as source and drain extension length, buried oxide
thickness and inter–fins distance. Moreover, technological solutions adopted in FinFET
technology, as epitaxially grown source/drain or fin height reduction, have been ex-
plored as well.
6.1 Simulated devices
The analysis described in this chapter has been developed by electro–thermal simula-
tions performed with Sentaurus from Synopsys. The adopted simulation approach has
been already detailed in Section 5.2 for the analysis of SHE between different SOI ar-
chitectures.
The main characteristics of the reference FinFET are listed in Tab. 6.1. It should be
noted that the FinFET adopted for the comparison reported in Section 5.3.1 features a
gate length equal to 50 nm, while in the current case the gate length is equal to 30 nm;
moreover, the gate oxide is slightly thicker (tOX=1.2 nm) and it is the same for the lat-
eral and top channels. Finally, the whole device is covered by a SiO2 passivation layer,
whose thickness tPAS is kept constant and equal to 200 nm (this passivation layer is not
shown in Fig. 5.4).
Because of the small current provided by a single ”fin”, real FinFET devices consist of
multiple fins in parallel (from at least 20 up to 50) with connected source and drain; from
a thermal point–of–view, the temperature distribution inside the transistor is a function
of the fin position: the inner fins are hotter than the outer ones [79]. In our case, due to the
symmetries and the adopted boundary conditions, the simulated structure is represen-
tative of an inner fin, therefore we consider the worst case in terms of heat dissipation.
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Quantity Value
Gate Length LG [nm] 30
Gate Work–function φG [eV] 4.6
Gate Oxide Thickness tOX [nm] 1.2
Gate Oxide Dielectric Constant εOX 3.9
Fin Width Wfin [nm] 10
Fin Height Hfin [nm] 60 , 40
S/D Extension Length Lext [nm] 35
Channel Doping Conc. NCH [cm−3] 1015
S/D Doping Conc. NS/D [cm−3] 1020
Passivation layer thickness tPAS [nm] 200
Supply Voltage VDD [V] 1.1
Table 6.1: Key parameters of the nominal 30 nm gate length FinFET involved in the analysis.
In order to allow a fair comparison between different structures, FinFET currents are
normalized by the effective device width (given by Hfin+Wfin/2, because only one–
half of the FinFET is simulated, as mentioned in Section 5.2). In the following of this
analysis, the S/D and gate contacts are treated as 300 K boundary conditions for all the
simulated devices.
6.2 Results
Fig. 6.1 shows the output characteristics IDS–VDS for VGS=VDD obtained from IT and
ET simulations of the reference device, with tBOX=50 nm and fin–pitch (∆fin, that
is the distance between adjacent fins) equal to 60 nm. It should be noticed that SHE
detrimentally impacts the device performance and causes a negative differential output
conductance gout in the saturation region. Data regarding drain current reduction ranging
from about 10% to 22% could be found in [80] where the authors compare different ex-
perimental I–V curves, obtained from conventional DC measurements and from pulsed
measurements, in which the devices remain at room temperature. Moreover, phenomena
as drain current degradation and negative output conductance have been reported even
in [81].
Fig. 6.2 shows the simulated ON–current and the maximum temperature inside the de-
vice TMAX as a function of tBOX varying from 10 nm to 200 nm, for given ∆fin=60 nm
and Lext=35 nm. The degradation of ION is larger than 30% with respect to the stan-
dard 300 K DD IT simulation. On the other hand, the simulations reveal a very weak
dependence on tBOX , and the ON–current seems to be almost insensitive to this param-
eter. This is due to the cooling action provided by S/D contacts: since they are treated
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Figure 6.1: Output characteristics (VGS=1.1 V) calculated by 3D IT and ET simulations of the
nominal 30 nm gate length FinFET detailed in Tab. 6.1.
as 300 K boundaries and are placed close to the intrinsic device (Lext=35 nm), their
impact on the maximum temperature is much larger compared to that of the substrate
contact.
Fig. 6.3 presents ION and TMAX as a function of ∆fin varying from 15 nm to 200 nm,
for given tBOX=50 nm and Lext=35 nm. By relaxing the inter–fins spacing, TMAX re-
duces and ION increases. This occurs because the thermal interaction between adjacent
fins decreases when ∆fin increases: farther is a fin from the adjacent one, easier is the
dissipation of the heat generated in the active region. A 10% difference in terms of ION
between the cases corresponding to the lowest and highest ∆fin values should be noted.
In Fig. 6.4 the peak temperature rise ∆TMAX is plotted as a function of the dissipated
power per unit width, for some cases presented in Fig. 6.3. A more compact layout
(smaller ∆fin) leads to larger heating, although the dependence on ∆fin is not dramatic.
Fig. 6.5 presents ION and TMAX as a function ofLext, for a given∆fin and for tBOX=20
and 50 nm. A maximum in TMAX can be noted for Lext between 50 nm and 60 nm. This
is due to the competition of two concurrent effects that occur when S/D contacts are
placed farther and farther from the active region:
• source and drain are treated as thermal boundaries at T=300 K, so when Lext
increases, the cooling effects due to S/D reduces and TMAX increases;
• the heat flow through the BOX can exploit a larger available area (therefore re-
ducing the temperature of the active region).
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Figure 6.2: ION (top) and TMAX (bottom) as a function of tBOX for the FinFET under analy-
sis; the results show a weak dependence on the BOX thickness.
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Figure 6.3: ION (top) and TMAX (bottom) as a function of ∆fin for the simulated structure.
The lateral heat dissipation improves increasing the fin–pitch (therefore reducing
the thermal interaction between adjacent fins); as a consequence, TMAX reduces.
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Figure 6.5: ION (top) and TMAX (bottom) as a function of Lext, for two different tBOX val-
ues. ION shows a monotone reduction, related to the larger series resistance, while
TMAX presents a maximum between Lext=50 and 60 nm, due to the competi-
tion between longer S/D access regions (larger associated thermal resistances) and
wider available area for the heat flux between the silicon fin and the BOX.
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Figure 6.6: Top–view of the RSD FinFET. The figure is not drawn to scale. Note the parameters
involved in the simulations of RSD: Lspacer (length of the spacer between the gate
edge and the epitaxially grown silicon region) and Lepi (thickness of the silicon
epitaxy).
Therefore, two opposite trends occur: the reduced cooling capability due to the
longer Lext, and the increased cooling capability due to the larger overlap between the
silicon fin and the buried oxide. Nevertheless, ION decreases withLext, due to the impact
of larger series resistance. A possible solution to reduce the parasitic series resistances
is represented by raised S/D (RSD), obtained by increasing the fin thickness outside of
the gate with silicon epitaxy [82]. In order to study the impact of such technological
approach on SHE, the dependence on the spacing between the gate edge and the RSD
(Lspacer), as well as an RSD epi growth (Lepi) has been analysed. Fig. 6.6 provides a top
view of the modified devices.
In Fig. 6.7 TMAX and ION are plotted as a function of Lspacer for Lepi equal to 10 and
20 nm. It should be noticed that the gain in terms of ION , with respect to the device with-
out RSD, is larger for ET simulations than IT ones: in particular, for a device featuring
Lspacer=5 nm and Lepi=20 nm, ET simulation shows an ION that is 25.8% larger than
the one provided by the FinFET without RSD, while for the same case IT simulation
shows an improvement equal to 17.5%.
This is because in the ET case two trends concur: the reduced parasitic series resistances,
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and the enhanced dissipation of heat generated inside the device. In fact in the case of
RSD, the larger cross sectional area of the access region reduces the thermal resistance
towards the S/D 300 K BC; furthermore a larger overlap of the fin over the BOX is
exploited by the vertical heat flux toward the bulk. This effect is larger for thicker RSD
and reduced Lspacer.
In real FinFETs a reduction of the fin height can be useful, because it simplifies the
fin definition process and allows to avoid doping shadowing effects. In Fig. 6.8 ION and
TMAX are plotted as a function of tBOX , for Hfin=60 nm and Hfin=40 nm. The ON–
currents per unit width obtained from IT simulations are obviously the same. However,
SHE is less detrimental in the device featuring Hfin=40 nm, that reaches lower TMAX
and therefore provides a larger ION . This occurs because reducing Hfin, the ratio be-
tween the surface available for the vertical heat flux (that is the overlap areas with the
BOX and the passivation layer) and the volume of the active region increases, allowing
better cooling; moreover, this effect becomes more evident reducing tBOX .
To conclude, the analysis has been focused on state–of–the–art 30 nm gate length
FinFETs, in order to explore the dependence of SHE on geometrical parameters as
buried oxide thickness, S/D extension length, fin pitch and fin height. Even if SHE
implies a severe degradation in terms of ON–current, our results show that its depen-
dence on the main layout parameters is weak. Finally, different technological solutions
as raised S/D (adopted in order to reduce series resistance) and Hfin reduction (adopted
in order to reduce doping shadowing) have been explored. The simulations show that
from a thermal point–of–view ∆fin is not a critical parameter, therefore multi–finger
FinFETs with limited fin height Hfin and small fin–pitch ∆fin seem to represent a good
option in order to increase the integration density keeping SHE under control, with lim-
ited reduction of effective gate area and current, for given device footprint. On the other
hand, the adoption of a large number of fins is likely to give rise to large parasitic capac-
itances, larger area occupation and larger production cost due to more complex layout.
90 SHE IN 30 nm GATE LENGTH FinFET
0.95
1.05
1.15
1.25
1.35
1.45
1.55
0 5 10 15 20 25 30
Lspacer [nm]
380
400
420
440
460
Lepi=10nm
Lepi=20nm
I−T
I O
N
[m
A/
µm
]
T M
AX
[K
]
Hfin=60nm, Wfin=10nm
∆fin=60nm, Lext=35nm
E−T
no RSD
no RSD
E−T, no RSD
Figure 6.7: ION (top) and TMAX (bottom) vs. Lspacer for different Lepi. In the ET case, per-
formance gets the advantage of both lower S/D parasitic series resistance and larger
available area for the heat dissipation.
0.984
0.992
1
1.008
0 10 20 30 40 50 60
tBOX [nm]
450
455
460
465
470
Hfin=60 nm
Hfin=40 nm
Wfin=10nm, ∆fin=60nm, Lext=35nm
I O
N
[m
A/
µm
]
T M
AX
[K
]
ION
iso
=1.332 mA/µm
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Chapter 7
Conclusions
In this thesis we have discussed some aspects concerning the adoption of novel archi-
tectures as Silicon–On–Insulator transistors. Our research has aimed to provide useful
results about the transport properties of new devices fabricated with materials alterna-
tive to silicon, as well as to offer new insights of the heat generation and dissipation in
SOI devices.
In the first part of the manuscript, we have presented a simulation study of nano–
scale SOI devices by using the Monte Carlo method. Our 3DEG full–band MC tool
has been modified in order to simulate the electron transport across conduction band
discontinuities: different approaches have been implemented, depending on the type of
discontinuity (abrupt or graded) and the kinetic energy of the particles crossing such
discontinuities. Accurate simulations on simplified n–doped unidimensional structures
have demonstrated the validity and correctness of the introduced modifications.
Afterward the code has been tested, we have applied it to explore the impact of conduc-
tion band offsets on the device performance, in terms of provided current. The study has
been performed on n–channel double–gate SOI transistors, featuring conduction–band
offsets between the source and drain regions and the channel. Such configuration can
be obtained by adopting for the source and drain regions a material different from that
adopted for the channel; the purpose of this approach is to increase the injection velocity
of electrons entering the channel, and as a consequence to increase the provided drain
current. Both abrupt and graded discontinuities have been considered; the gate work–
function has been modified in order to have the same IOFF for all the simulated cases.
The quantum–mechanical phenomenon of tunnel effect through the energy barrier that
arises in presence of heterojunctions, is not taken into account.
Although abrupt conduction band offsets between the source and drain region are ex-
pected to enhance the injection velocity of electrons coming from the source and enter-
ing the channel, and thus the current provided by the transistor, simulations of double–
gate SOI MOSFETs pointed out that the charge accumulation next to the discontinuity
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influences the device electrostatics reducing the charge available for transport, overcom-
pensating the velocity improvement. Due to the same mechanism, only small current
improvements are obtained in the case of graded discontinuities. Quantum–mechanical
corrections to the electrostatic potential, available in order to account for carrier quan-
tization on the spatial distribution of the inversion charge, are not taken into account:
this approach can lead to an overestimated prediction of the current drive capability of
the devices, but the change in current with respect to the reference case is similar, and
we have found the same trend between the ON–currents provided by the different struc-
tures.
It should be noted that we have focused on the impact on the performance of the dis-
continuity alone. In many practical cases, the materials used to fabricate the source and
drain regions induce strain in the channel, that is the main responsible of the ION im-
provement, whereas according to our simulations, the effect of the band offset alone
seems to be modest.
In the second part of this thesis, we performed 3D fully–coupled electro–thermal
simulations of different silicon–on–insulator structures. Planar single– and double–gate
as well as FinFET transistors have been analyzed, in order to explore how self–heating
effect acts on the device performance for these different architectures. It should be noted
that the devices involved in this comparison have been designed in order to have the
same isothermal electrical characteristics.
Simulations show that self–heating detrimentally impacts the device performance, and
it is dependent on the device structure. In particular, the thermal resistance associated
to the source/drain access regions, as well as the ratio between the surface available for
the vertical heat dissipation (heat dissipation through the buried oxide) and the volume
of the active region, changes from a structure to another.
Afterwards the analysis has been focused on state-of-the-art 30 nm gate length Fin-
FETs, in order to explore the dependence of SHE on geometrical parameters as buried
oxide thickness, S/D extension length, fin pitch and fin height. Even if SHE implies
a severe degradation in terms of ON–current, our results show that its dependence on
the main layout parameters is weak. Finally, different technological solutions as raised
S/D (adopted in order to reduce series resistance) and fin height reduction (adopted in
order to facilitate the fabrication and to reduce doping shadowing) have been explored.
The simulations show that from a thermal point–of–view the inter–fin distance is not
a critical parameter, therefore multi–finger FinFETs with limited fin height and small
fin–pitch seems to represent a good option in order to increase the integration density
keeping SHE under control, with limited reduction of effective gate area and current, for
given device footprint. On the other hand, the adoption of a large number of fins is likely
to give rise to large parasitic capacitances, larger area occupation and larger production
cost due to more complex layout.
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